17.05.2015 Views

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

8.0 Registers (Continued)<br />

Table II shows the contents of the MSR. Details on each bit<br />

follow.<br />

Bit 0: This bit is the Delta Clear to Send (DCTS) indicator.<br />

Bit 0 indicates that the CTS input to the chip has changed<br />

state since the last time it was read by the CPU.<br />

Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator.<br />

Bit t indicates that the DSR input to the chip has changed<br />

state since the last time it was read by the CPU.<br />

Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI)<br />

detector. Bit 2 indicates that the RI input to the chip has<br />

changed from a low to a high state.<br />

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator.<br />

Bit 3 indicates that the DCD input to the chip has<br />

changed state.<br />

Note: Whenever bit 0, I, 2, or 3 is set to logic I, a MODEM Status Interrupt<br />

is generated.<br />

Bit 4: This bit is the complement of the Clear to Send (CTS)<br />

input. If bit 4 (loop) of the MCR is set to a 1, this bit is<br />

equivalent to RTS in the MCR.<br />

Bit 5: This bit is the complement of the Data Set Ready<br />

(DSR) input. If bit 4 of the MCR is set to a 1, this bit is<br />

equivalent to DTR in the MCR.<br />

Bit 6: This bit is the complement of the Ring Indicator (RI)<br />

input. If bit 4 of the MCR is set to a 1, this bit is equivalent to<br />

OUT 1 in the MCR.<br />

Bit 7: This bit is the complement of the Data Carrier Detect<br />

(DCD) input. If bit 4 of the MCR is set to a 1, this bit is<br />

equivalent to OUT 2 in the MCR.<br />

B.9 SCRATCHPAD REGISTER<br />

This 8-bit Read/Write Register does not control the UART<br />

in any way. It is intended as a scratchpad register to be used<br />

by the programmer to hold data temporarily.<br />

9.0 Typical Applications<br />

This shows the basic connections of an NS16450 to an NS32016 CPU<br />

<strong>Al</strong>l- A231:::============:;-;=:><strong>Al</strong>B-A23<br />

<strong>Al</strong>-A3<br />

~~=~~AO-A2<br />

XlN<br />

'OUT<br />

16<br />

ALTERNATE<br />

XT<strong>Al</strong>CONTROL<br />

I<br />

CJ-=-<br />

1&32018<br />

C"'<br />

iIiIi<br />

ADDRESS 14<br />

DECODER<br />

+5<br />

CSl<br />

-RClK<br />

i!TII<br />

m<br />

IIOTl<br />

RS-232<br />

CONNECTlIt<br />

"<br />

lliifl<br />

IIIf/iIiT<br />

00-07<br />

00-07<br />

N518450<br />

IUART)<br />

Ii ..2!-..+5V<br />

J8<br />

m<br />

37<br />

Olli<br />

36<br />

m<br />

SOUl<br />

NS32201<br />

TCU<br />

~~-------------i r------~21~IM<br />

WIIi--------------i 1-______ "'18~IWIi<br />

00-015<br />

SIN<br />

INTR<br />

CSOUl<br />

OOiS<br />

NC<br />

"<br />

+5V<br />

IVCCI<br />

TLlC/8401-14<br />

4-33

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!