17.05.2015 Views

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

14.0 Preliminary Electrical Characteristics<br />

Absolute Maximum Ratings<br />

If Military/Aerospace specified devices are required,<br />

contact the <strong>National</strong> <strong>Semiconductor</strong> Sales Office/<br />

Distributors for availability and specifications.<br />

Supply Voltage (Vecl<br />

-0.5Vt07.0V<br />

DC Input Voltage (VIN) -0.5V to Vee + 0.5V<br />

DC Output Voltage (VOUT) -0.5VtoVee + 0.5V<br />

Storage Temperature Range (T 8TG) - 65·C to + 150"C<br />

Power Dissipation (PO)<br />

500mW<br />

Lead Temp. (TL) (Soldering, 10 sec.) 260·C<br />

ESO rating (RZAP = 1.5k, CZAP = 120 pF)<br />

1600V<br />

Preliminary DC Specifications TA = o·c to 70"C Vee = 5V ± 5%, unless otherwise specified.<br />

Symbol Parameter Conditions Min Max Units<br />

VOH Minimum High Level Output Voltage IOH = -20/LA Vee - 0.1 V<br />

(Note 1, 4) IOH = -2.0mA 3.5 V<br />

VOL Minimum Low Level Output Voltage IOl = 20/LA 0.1 V<br />

(Note 1, 4) IOl = 2.0mA 0.4 V<br />

VIH<br />

VIH2<br />

Vil<br />

VIl2<br />

Minimum High Level Input Voltage<br />

(Note 2)<br />

Minimum High Level Input Voltage<br />

for RACK, WACK (Note 2)<br />

Minimum Low Level Input Voltage<br />

(Note 2)<br />

Minimum Low Level Input Voltage<br />

For RACK, WACK (Note 2)<br />

2.0 V<br />

2.7 V<br />

0.8 V<br />

0.6 V<br />

liN Input Current VI = Vee or GNO -1.0 +1.0 /LA<br />

loz Maximum TRI·STATE VOUT = Vee or GNO<br />

Output Leakage Current<br />

-10 +10 /LA<br />

lee Average Supply Current TXCK = 10MHz<br />

(Note 3)<br />

RXCK = 10 MHz<br />

BSCK = 20 MHz 40 mA<br />

lOUT = O/LA<br />

VIN = Vee or GNO<br />

Note 1: These levels are tested dynamically using a IimHed amount of functional test patterns, please refer to Ae Test load.<br />

Nota 2: Limited functional test pattems are performed at these Input levels. The majority of functional tests are performed at levels of 0 and 3 volts.<br />

Note 3: This is measured with a O. t ".F bypass capaCitor between Vee and GND.<br />

Note 4: The low drive CMOS compatible VOH and VOL limits are not tested directly. Detailed device characterization validates that this specification can be<br />

guaranteed by testing the high drive TIL compatible VOL and VOH specHication.<br />

1·86

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!