17.05.2015 Views

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AC Electrical Characteristics T A = O"C to + 70'C, vcc = 5V ± 5% (Continued)<br />

N516450<br />

IN58250A<br />

N516550A<br />

IN58250 IN58250-B<br />

5ymbol Parameter Conditions N516C450 IN582C50A Units<br />

Min Max Min Max Min Max Min Max Min Max<br />

twcs Chip Select Hold Time from WA/WA (Note 1) 20 20 20 50 50 ns<br />

tWDA WA/WA Delay from Address NA NA NA 50 50 ns<br />

tWR WA/WA Strobe Width 100 100 175 175 350 ns<br />

tXH Duration of Clock High Pulse (Note 4) 55 140 140 140 140 ns<br />

tXL Duration of Clock Low Pulse (Note 4) 55 140 140 140 140 ns<br />

RC Aead Cycle = tAR + tDlW + tRC 280 360 755 2000 2205 ns<br />

WC Write Cycle = tDDA + tDOW + twc 280 360 755 2100 2305 ns<br />

BAUD GENERATOR<br />

N Baud Divisor 1 216-1 1 216-1 1 216 -1 1 216 -1 1 216-1 ns<br />

tSHD Baud Output Positive Edge Delay (Note 8) 175 175 250 250 250 ns<br />

f"<br />

~<br />

tSLD Baud Output Negative Edge Delay (Note 8) 175 175 250 250 250 ns<br />

tHW Baud Output Up Time (Note 5) 75 250 250 330 330 ns<br />

tLW Baud Output Down Time (Note 6) 100 425 425 425 425 ns<br />

RECEIVER (Note 2)<br />

tRINT Delay from AD/AD (AD RBA/ADLSA) (Note 8)<br />

to Reset Interrupt<br />

1000 1000 1000 1000 1000 ns<br />

tSCD Delay from ACLK to Sample Time 2000 2000 2000 2000 2000 ns<br />

tSINT Delay from Stop to Set Interrupt 1 ACLK 1 ACLK 1 RCLK 2000 2000 ns<br />

Note 1: Applicable only when ADS is tied low.<br />

Note 2: For the NS16550A in the FIFO Mode (FCRO = 1) the trigger level and timeout interrupts, the receiver data available indication, the active AXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status<br />

indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive.<br />

Note 4: The maximum external clock for the NS16550A is 8 MHz, NS16450 and INS6250A is 3.1 MHz and INS8250 and INS8250-B is 3.1 MHz. 100 pF load.<br />

Note 5: The maximum external clock forthe NS16550A is 8 MHz. NS15450 and INS8250A is 3.1 MHz and INS8250 and INS8250-B is 3.1 MHz. 100 pF load. This parameter is tested on the NS16550A and guaranteed by design on<br />

all other parts.<br />

Note 6: The maximum external clock for the NS16550A is 8 MHz. NS16450 and INS8250A is 2.1 MHz and INS8250 and INS8250-8 is 3.1 MHz. 100 pF load. This parameter is tested on the NS16550A and guaranteed by design on<br />

all other parts.<br />

Note 8: Loading of 100 pF.<br />

NA ~ Not Applicable.<br />

£6~-N"

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!