17.05.2015 Views

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

6.0 Instruction Set Reference (Continued)<br />

Figure 5 illustrates the "Blocked If" structure.<br />

If condition then<br />

operation<br />

operation<br />

etc ...<br />

End if<br />

FIGURE 5. Blocked If Structure<br />

In the "Blocked If" structure, if the condition is met then all<br />

the operations between the "If" statement and the "End if"<br />

statement are performed. Figure 6 illustrates the "Blocked<br />

Case" structure.<br />

Case operand of<br />

0: operation<br />

1: operation<br />

2: etc ...<br />

End case<br />

FIGURE 6. Blocked Case Structure<br />

In the "Blocked Case" structure, the operation preceded by<br />

the equivalent numeric value of the operand is executed.<br />

For example, if the operand's value is equal to "1" then the<br />

operation preceded by "1:" is executed.<br />

One final note, two reference tables have been added to the<br />

back of the Instruction Set Reference section. The first table,<br />

Table XXIII, lists all the instructions with their associated<br />

T-states, Affected Flags, and Bus Timing figure numbers in<br />

a compact format. The second table, Table XXIV, lists all<br />

the instructions in opcode order to facilitate disassembly.<br />

TABLE XXII. Notational Conventions for Instruction Set<br />

Symbol Represents Meaning Length<br />

n Ot0255 Unsigned Number 8 Bits<br />

+ 127 to - 128 Signed Number<br />

nn Ot065535 Unsigned Number 16 Bits<br />

Rs RO-R31 Source Register<br />

Rd RO-R31 Destination Register<br />

Rsd RO-R31 Combination Source/Destination Register<br />

rs RO-R15 Limited Source Register<br />

rd RO-R15 Limited Destination Register<br />

rsd RO-R15 Limited Combination Source/Destination Register<br />

Ir IW,IX,IY,IZ Index Register<br />

mlr<br />

Ir -<br />

Ir<br />

Ir +<br />

+Ir<br />

Index Register in One of the Following Address Modes:<br />

Post Decrement<br />

No Change<br />

Post Increment<br />

Pre-Increment<br />

b 0-7 Shift Field 3 Bits<br />

m 0-7 Mask Field 3 Bits<br />

p 0-7 Position Field 3 Bits<br />

s 0-1 State Field 1 Bit<br />

f 0-7 Flag Reference Field 3 Bits<br />

cc<br />

Condition Code Instruction Extensions<br />

v 0-63 Vector Field 6 Bits<br />

g 0-3 Global Interrupt Enable Flag [GIE] Status Control 2 Bits<br />

g' 0-1 Global Interrupt Enable Flag [GIE] Limited Status Control 1 Bit<br />

rf 0-1 Register Bank and ALU Flag Status Control 1 Bit<br />

ba 0-1 Register Bank A Select 1 Bit<br />

bb 0-1 Register Bank B Select 1 Bit<br />

2-100

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!