Une Boite `a Outils Pour la Preuve Formelle de Syst`emes Séquentiels

BIBLIOGRAPHIE 149
[93] J. C. Madre, O. Coudert, “Formal Verification of Digital Circuits Using a Propositional
Theorem Prover”, in Proc. of the IFIP Working Conference on the CAD
Systems Using AI Techniques, Tokyo, juin 1989.
[94] J. C. Madre, “PRIAM, Un Outil de Preuve Formelle de Circuits Digitaux”, Thèse
de troisième cycle, Ecole Nationale Supérieure des Télécommunications, juin 1990.
[95] J. C. Madre, O. Coudert, “A Logically Complete Reasoning Maintenance System
Based on a Logical Constraint Solver”, in Proc. of the International Join Conference
on Artificial Intelligence (IJCAI), Sydney, Australia, août 1991.
[96] S.Malik, A.R.Wang, R.K.Brayton, A.Sangiovanni-Vincentelli, “LogicVerification
using Binary Decision Diagrams in a Logic Synthesis Environment”, in Proc. of
ICCAD’88, Santa Clara, USA, pp. 6–9, novembre 1988.
[97] T. F. Melham, “Abstraction Mechanisms for Hardware Verification”, in VLSI Specification,
Verification and Synthesis, G. Birtwistle and P. A. Subrahmanyam Editors,
Kluwer Academic Publishers, 1988.
[98] E. Mendelson, Introduction to Mathematical Logic, Wadsworth and Brooks, 1987.
[99] G. J. Milne, “The Correctness of a Simple Silicon Compiler”, Internal Report CSR-
127-83, Computer Science Department, University of Edinbourgh, Scotland, UK,
1983.
[100] S. Minato, N. Ishiura, S. Yajima, “Fast Tautology Checking Using Shared Binary
Decision Diagrams - Experimental Results”, in Formal VLSI Correctness Verification,
L.J.M. Claesen Editor, North-Holland, pp. 107–111, novembre 1989.
[101] S.Minato, N.Ishiura, S.Yajima, “SharedBinaryDecisionDiagramswithAttributed
Edges for Efficient Boolean Function Maniplation”, in Proc. of the 27th DAC, Las
Vegas NA, USA, pp. 52–57, juin 1990.
[102] B. M. E. Moret, “Decision Trees and Diagrams”, Computing Surveys, Vol 14, N o 14,
1982.
[103] V. Pitchumani, E. P. Stabler, “A Formal Method for Computer Design Verification”,
in Proc. of the 19th DAC, juillet 1982.
[104] C. Pixley, “A Computational Theory and Implementation of Sequential Hardware
Equivalence”, in Computer-Aided Verification’90, E. M. Clarke and R. P Kurshan
Editors, DIMACS Series, pp. 293–320, juin 1990.
[105] J. P. Queille, J. Sifakis, “Fairness and Related Properties in Transition Systems”,
Acta Informatica, pp. 195–220, 1983.
[106] C. Ratel, LGI Grenoble, communication privée, 1991.
[107] R.Reiter,“ATheoryofDiagnosisfromFirstPrinciples”,Artificial Intelligence N o 32,
Elsevier Science Publishers, 1987.