Une Boite `a Outils Pour la Preuve Formelle de Syst`emes Séquentiels

150 BIBLIOGRAPHIE
[108] D. E. Ross, K. M. Butler, R. Kapur, M. R. Mercer, “Fast Functional Evaluation
of Candidate OBDD Variable Orderings”, in Proc. of 2nd EDAC, pp. 4–10, février
1991.
[109] J. S. Savage, The Complexity of Computing, Wiley-Interscience Publication, 1976.
[110] H. Savoj, R. K. Brayton, H. Touati, “Extracting Local Don’t Cares for Network
Optimization”, in Proc. of ICCAD’91, Santa Clara CA, USA, novembre 1991.
[111] D. A. Schmitt, A Methodology for Language Development, Allyn Bacon Inc., 1986.
[112] H. Simonis, M. Dincbas, “Using Logic Programming for Fault Diagnosis in Digital
Circuits”, ECRC Technical Report TR-LP-18, 1986.
[113] H. Simonis, M. Dincbas, “Using an Extended Prolog for Digital Circuit Design”,
ECRC Technical Report TR-LP-22, 1987.
[114] V. Stavridou, H. Barringer and D. A. Edwards, “Formal Specification and Verification
of Hardware - A Comparative Case Study”, in Proc. of the 25th DAC, Anaheim
CA, USA, juillet 1988.
[115] J. M. Steyaert, P. Flajolet, “Patterns and Pattern-Matching in Trees: An Analysis”,
Information and Control, Vol 58, Nos 1–3, pp 19–58, Academic Press, 1983.
[116] R. S. Stoll, Set Theory and Logic, Dover Publications Inc., 1986.
[117] M. Stone, “The Theory of Representations for Boolean Algebra”, Transactions AMS
Vol. 40, pp. 37–111, 1936.
[118] K. J. Supowit, S. J. Friedman, “A new Method for Verifying Sequential Circuits”,
in Proc. of the 23rd DAC, 1986.
[119] E. Tiden, “Symbolic Verification of Switch-Level Circuits using a Prolog Enhanced
with Unification in Finite Algebra”, in The Fusion of Hardware Design And Verification,
North Holland, 1988.
[120] H. J. Touati, H. Savoj, B. Lin, R. K. Brayton, A. Sangiovanni-Vincentelli, “Implicit
State Enumeration of Finite State Machines using BDD’s”, in Proc. of ICCAD’90,
Santa Clara CA, USA, novembre 1990.
[121] F. Van Aelten, J. Allen, S. Devadas, “Verification of Relations between Synchronous
Machines”, in Proc. of ICCAD’91, Santa Clara CA, USA, novembre 1991.
[122] J. S. Vitter, P. Flajolet, “Average-Case Analysis of Algorithms and Data Stuctures”,
Algorithms and Complexity, Handbook of Theorical Computer Science, Vol
A, Chapter 9, pp. 433–524, Elsevier Science, 1990.
[123] F. Vlach, “A Note on the INSTEP Tautology Checker and the IFIP and ISCAS
Benchmarks”, in Formal VLSI Correctness Verification, L.J.M. Claesen Editor,
North-Holland, pp. 89–93, novembre 1989.