Molecular beam epitaxial growth of III-V semiconductor ... - KOBRA
Molecular beam epitaxial growth of III-V semiconductor ... - KOBRA
Molecular beam epitaxial growth of III-V semiconductor ... - KOBRA
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
3.4 Challenges <strong>of</strong> Hetero<strong>epitaxial</strong> Growth <strong>of</strong> <strong>III</strong>-V on Silicon<br />
Experimentally, if the epilayer is thick, the additional tensile strain can result<br />
in micro-cracking. In GaAs/Si, such cracks do not typically appear until the<br />
GaAs layer is in the range <strong>of</strong> 3 − 5 µm [55]. It is unknown at what thickness<br />
micro-cracking will occur in the GaP/Si system for example, but it is not expected<br />
to be an issue when GaP thickness do not exceed 1 µm, such as is the case in the<br />
work reported here.<br />
3.4.4 Planar Defects Associated to Polar on Non-Polar Epitaxy<br />
An unavoidable issue <strong>of</strong> <strong>III</strong>-V/Si heteroepitaxy is the integration <strong>of</strong> polar and<br />
non-polar heterointerface. However, a complete understanding <strong>of</strong> polar on nonpolar<br />
epitaxy is a critical challenge for successful <strong>III</strong>-V <strong>semiconductor</strong> compound<br />
integration. Silicon, being made up <strong>of</strong> a single atomic species, forming purely<br />
covalent chemical bonds with zero net dipole moments, is a non-polar crystalline<br />
material. On the other hand, <strong>III</strong>-V like InAs, made up <strong>of</strong> both In and As atoms<br />
whose ionic bonds possess a signicant net dipole moment, is a so-called polar<br />
crystalline material; the interface between two such materials presents a number<br />
<strong>of</strong> challenges that must be taken into account.<br />
It was proposed that if the rst <strong>III</strong>-V atomic plane adjacent to the silicon<br />
bulk substrate were a perfect atomic plane, a large electrical charge would be<br />
induced [56]. To neutralize the interface charge, rearrangement <strong>of</strong> atoms may<br />
result, creating an environment <strong>of</strong> <strong>III</strong>-V island formations. Growing at low temperature<br />
with a layer by-layer <strong>growth</strong> mode, referred to as migration enhanced<br />
epitaxy (MEE), was used to address this issue. This <strong>growth</strong> technique proved<br />
indispensable for previous successful GaAs/Ge work [57]. The polar/non-polar<br />
charge neutrality dilemma is nearly impossible to monitor except by observation<br />
<strong>of</strong> possible post-epitaxy eects, such as the formation <strong>of</strong> interfacial planar defects<br />
such as: antiphase domain boundaries (APBs), stacking faults (SFs) and<br />
microtwin (MT) defects. The goal <strong>of</strong> this work, therefore, is the suppression <strong>of</strong><br />
these heterointerface-driven defects through the proper surface preparation <strong>of</strong> the<br />
Si substrates and optimization <strong>of</strong> the <strong>growth</strong> and nucleation conditions <strong>of</strong> the <strong>III</strong>-<br />
41