23.11.2014 Views

xxiii πανελληνιο συνεδριο φυσικης στερεας καταστασης & επιστημης ...

xxiii πανελληνιο συνεδριο φυσικης στερεας καταστασης & επιστημης ...

xxiii πανελληνιο συνεδριο φυσικης στερεας καταστασης & επιστημης ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

New materials and MOS device concepts for future Si nanoelectronics<br />

Siegfried Mantl<br />

Institute of Bio- und Nanosystems (IBN1) and cni - Center of Nanoelectronic Systems for Information Technology,<br />

Forschungszentrum Juelich, D-52425 Juelich, Germany<br />

*Email address: s.mantl@fz-juelich.de<br />

While in the past performance improvement in microelectronics was mainly achieved by scaling the transistors to smaller<br />

dimensions, an additional boost is now expected from the implementation of new materials and new device concepts. Our<br />

research program in Juelich addresses some of these issues. We place particular emphasis on new channel materials with<br />

higher carrier mobilities. A representative example is the research on strained semiconductors, in particular, the fabrication<br />

of strained silicon on insulator (sSOI) wafers. For this purpose, we developed a new process, involving ion implantation and<br />

annealing to relax thin SiGe layers to form the virtual substrates. Biaxially strained Si is achieved by the growth of Si on the<br />

relaxed SiGe layer due to the lattice mismatch of these materials. Structural properties of the sSOI wafers and mobility<br />

measurements as well as results on first sSOI transistors will be presented. Another exciting research topic are alternative<br />

gate dielectrics. Presently, we investigate ternary rare earth based oxides, e.g. Scandates and LaLuOx. Their electrical<br />

characterisation reveals dielectric constants around 30. Furthermore, we are working on new transistor concepts. As an<br />

example, ultra thin body Schottky barrier transistors with NiSi source and drain contacts with low effective Schottky barriers<br />

will be presented. The smaller the device dimensions the more stringent are the requirements on the electrostatic control to<br />

minimize short channel devices. In order to address this issue an outlook of new device concepts will be given.<br />

3

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!