Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
R<br />
1000BASE-X PCS/PMA Management Registers<br />
involved in the operation of the 1000BASE-X Auto-Negotiation function that occurs<br />
between the <strong>Ethernet</strong> <strong>MAC</strong> and its link partner, which is the <strong>Ethernet</strong> device connected at<br />
the far end of the PHY link (see “1000BASE-X Auto-Negotiation,” page 174).<br />
Registers 16 and 17 are vendor-specific registers, defined by <strong>Xilinx</strong>.<br />
Table 5-2: Configuration Registers for 1000BASE-X PCS/PMA<br />
Register Address<br />
Register Name<br />
(REGAD)<br />
0 “Control Register (Register 0)”<br />
1 “Status Register (Register 1)”<br />
2,3 “PHY Identifier (Registers 2 and 3)”<br />
4 “Auto-Negotiation Advertisement Register (Register 4)”<br />
5 “Auto-Negotiation Link Partner Ability Base Register (Register 5)”<br />
6 “Auto-Negotiation Expansion Register (Register 6)”<br />
7 “Auto-Negotiation Next Page Transmit Register (Register 7)”<br />
8 “Auto-Negotiation Next Page Receive Register (Register 8)”<br />
15 “Extended Status Register (Register 15)”<br />
16<br />
Table 5-3: Control Register (Register 0)<br />
“Vendor-Specific Register: Auto-Negotiation Interrupt Control Register<br />
(Register 16)”<br />
17 “Vendor-Specific Register: Loopback Control Register (Register 17)”<br />
Bit(s) Name Description Type Default Value<br />
0.15 Reset 1 = PCS/PMA reset.<br />
0 = Normal operation.<br />
0.14 Loopback 1 = Enable loopback mode.<br />
0 = Disable loopback mode.<br />
0.13 Speed<br />
Selection<br />
(LSB)<br />
0.12 Auto-<br />
Negotiation<br />
Enable<br />
The <strong>Ethernet</strong> <strong>MAC</strong> always returns a<br />
0 for this bit. Along with bit 0.6,<br />
speed selection of 1000 Mb/s is<br />
identified.<br />
1 = Enable Auto-Negotiation<br />
process.<br />
0 = Disable Auto-Negotiation<br />
process.<br />
0.11 Power Down 1 = Power down.<br />
0 = Normal operation.<br />
When set to 1, the RocketIO serial<br />
transceiver is placed in a Low power<br />
state. This bit requires a reset (see bit<br />
0.15) to clear.<br />
Read/Write<br />
Self Clearing<br />
E<strong>MAC</strong>#_PHYRESET<br />
“Physical Interface Attributes”<br />
Read/Write E<strong>MAC</strong>#_PHYLOOPBACKMSB<br />
“Physical Interface Attributes”<br />
Returns 0 0<br />
Read/Write E<strong>MAC</strong>#_PHYINITAUTONEG_ENABLE<br />
“Physical Interface Attributes”<br />
Read/ Write E<strong>MAC</strong>#_PHYPOWERDOWN<br />
“Physical Interface Attributes”<br />
TE<strong>MAC</strong> User Guide www.xilinx.com 123<br />
<strong>UG194</strong> (v1.10) February 14, 2011