Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
R<br />
2, 3 “PHY Identifier (Registers 2 and 3)”<br />
SGMII Management Registers<br />
Table 5-14: SGMII Configuration Registers for 1000BASE-X PCS/PMA (Cont’d)<br />
Register<br />
Address<br />
(REGAD)<br />
Table 5-15: SGMII Control Register (Register 0)<br />
4 “SGMII Auto-Negotiation Advertisement Register (Register 4)”<br />
5 “SGMII Auto-Negotiation Link Partner Ability Base Register (Register 5)”<br />
6 “SGMII Auto-Negotiation Expansion Register (Register 6)”<br />
7 “SGMII Auto-Negotiation Next Page Transmit Register (Register 7)”<br />
8 “SGMII Auto-Negotiation Next Page Receive Register (Register 8)”<br />
15 “SGMII Extended Status Register (Register 15)”<br />
16<br />
Register Name<br />
“SGMII Vendor-Specific Register: Auto-Negotiation Interrupt Control<br />
Register (Register 16)”<br />
17 “SGMII Vendor Specific Register: Loopback Control Register (Register 17)”<br />
Bit(s) Name Description Type Default Value<br />
0.15 Reset 1 = PCS/PMA reset.<br />
0 = Normal operation.<br />
0.14 Loopback 1 = Enable loopback mode.<br />
0 = Disable loopback mode.<br />
0.13 Speed Selection<br />
(LSB)<br />
0.12 Auto-Negotiation<br />
Enable<br />
The <strong>Ethernet</strong> <strong>MAC</strong> always returns a 0<br />
for this bit. Along with bit 0.6, speed<br />
selection of 1000 Mb/s is identified.<br />
1 = Enable SGMII Auto-Negotiation<br />
process.<br />
0 = Disable SGMII Auto-Negotiation<br />
process.<br />
0.11 Power Down 1 = Power down.<br />
0 = Normal operation.<br />
When set to 1, the RocketIO serial<br />
transceiver is placed in a Low power<br />
state. This bit requires a reset (see bit<br />
0.15) to clear.<br />
0.10 Isolate 1 = Isolate the SGMII logic<br />
from GMII.<br />
0 = Normal operation.<br />
0.9 Restart<br />
Auto-Negotiation<br />
1 = Restart Auto-Negotiation process<br />
across the SGMII link.<br />
0 = Normal operation.<br />
0.8 Duplex <strong>Mode</strong> The <strong>Ethernet</strong> <strong>MAC</strong> always returns a 1<br />
for this bit to signal full-duplex mode.<br />
0.7 Collision Test The <strong>Ethernet</strong> <strong>MAC</strong> always returns a 0<br />
for this bit to disable COL test.<br />
Read/Write<br />
Self Clearing<br />
E<strong>MAC</strong>#_PHYRESET<br />
“Physical Interface Attributes”<br />
Read/Write E<strong>MAC</strong>#_PHYLOOPBACKMSB<br />
“Physical Interface Attributes”<br />
Returns 0 0<br />
Read/Write E<strong>MAC</strong>#_PHYINITAUTONEG_<br />
ENABLE<br />
“Physical Interface Attributes”<br />
Read/ Write E<strong>MAC</strong>#_PHYPOWERDOWN<br />
“Physical Interface Attributes”<br />
Read/Write E<strong>MAC</strong>#_PHYISOLATE<br />
“Physical Interface Attributes”<br />
Read/Write<br />
Self Clearing<br />
TE<strong>MAC</strong> User Guide www.xilinx.com 131<br />
<strong>UG194</strong> (v1.10) February 14, 2011<br />
0<br />
Returns 1 1<br />
Returns 0 0