Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Chapter 6: Physical Interface<br />
IBUFG BUFGMUX<br />
MII_TX_CLK<br />
I1<br />
GTX_CLK<br />
TX Client<br />
Logic<br />
RX Client<br />
Logic<br />
CE<br />
ACK<br />
CE<br />
IBUFG<br />
I0<br />
I1<br />
I0<br />
FDE<br />
Q D<br />
E<strong>MAC</strong>#<br />
PHYE<strong>MAC</strong>#TXGMIIMIICLKIN<br />
E<strong>MAC</strong>#PHYTXGMIIMIICLKOUT<br />
PHYE<strong>MAC</strong>#GTXCLK<br />
E<strong>MAC</strong>#PHYTXD[7:0]<br />
PHYE<strong>MAC</strong>#MIITXCLK<br />
E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT<br />
E<strong>MAC</strong>#CLIENTTXACK<br />
E<strong>MAC</strong>#SPEEEDIS10100<br />
CLIENTE<strong>MAC</strong>#TXCLIENTCLKIN<br />
CLIENTE<strong>MAC</strong>#RXCLIENTCLKIN<br />
PHYE<strong>MAC</strong>#RXCLK<br />
E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT<br />
E<strong>MAC</strong>#PHYRXD[7:0]<br />
Notes:<br />
1) A regional buffer (BUFR) can replace this BUFG.<br />
In addition, the clock input of IFD can be driven by a BUFIO.<br />
Refer to UG190, <strong>Virtex</strong>-5 <strong>FPGA</strong> User Guide for BUFR usage guidelines.<br />
Figure 6-10: <strong>Tri</strong>-<strong>Mode</strong> GMII Clock Management with Clock Enable<br />
GMII_TX_CLK<br />
GMII_RX_CLK<br />
<strong>UG194</strong>_6_10_080409<br />
At 1 Gb/s, all external logic is clocked at 125 MHz. At 100 Mb/s and 10 Mb/s, the logic is<br />
clocked at 25 MHz and 2.5 MHz, respectively. To maintain the correct data rate at the<br />
client, interface clock enable signals are output on E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT for<br />
the transmitter logic and on E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT for the receiver logic. These<br />
signals are High during 1 Gb/s operation and toggle on each clock edge at slower speeds.<br />
These are used to enable the client interface logic.<br />
Due to the timing relationship between the GMII transmit clock and the internal client<br />
clock signals, the TX_ACK signal (CLIENTE<strong>MAC</strong>#TXACK) is registered at the output of the<br />
<strong>Ethernet</strong> <strong>MAC</strong> when operating at speeds below 1 Gb/s. At 1 G b/s, the register is<br />
bypassed.<br />
The GMII_TX_CLK is derived from the GTX_CLK input when the <strong>MAC</strong> is operating at<br />
1 Gb/s and from the MII_TX_CLK input when the <strong>MAC</strong> is operating at a lower speed. It is<br />
152 www.xilinx.com TE<strong>MAC</strong> User Guide<br />
<strong>UG194</strong> (v1.10) February 14, 2011<br />
X<br />
0<br />
1<br />
ODDR<br />
D1 Q<br />
D2<br />
OFD<br />
BUFG (1)<br />
IFD<br />
OBUF<br />
OBUF<br />
D Q<br />
GMII_TXD[7:0]<br />
IDELAY<br />
Q D IDELAY<br />
IBUFG<br />
IBUF<br />
GMII_RXD[7:0]<br />
R