Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Chapter 6: Physical Interface<br />
TX Client<br />
Logic<br />
CE<br />
ACK<br />
RX Client<br />
Logic<br />
CE<br />
RGMII Version 2.0<br />
GTX_CLK<br />
I0<br />
I1<br />
Figure 6-17 shows the clock management scheme for tri-speed RGMII v2.0 operation when<br />
the E<strong>MAC</strong>#_USECLKEN attribute is set.<br />
Q D<br />
CE<br />
IBUF<br />
PHYE<strong>MAC</strong>#GTXCLK<br />
E<strong>MAC</strong>#<br />
PHYE<strong>MAC</strong>#TXGMIIMIICLKIN<br />
E<strong>MAC</strong>#PHYTXGMIIMIICLKOUT<br />
E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT<br />
CLIENTE<strong>MAC</strong>#TXCLIENTCLKIN<br />
E<strong>MAC</strong>#PHYTXD[3:0]<br />
E<strong>MAC</strong>#CLIENTTXACK<br />
E<strong>MAC</strong>#PHYTXD[7:4]<br />
E<strong>MAC</strong>#SPEEDIS10100<br />
PHYE<strong>MAC</strong>#MIITXCLK<br />
CLIENTE<strong>MAC</strong>#RXCLIENTCLKIN<br />
PHYE<strong>MAC</strong>#RXCLK<br />
E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT<br />
CLIENTE<strong>MAC</strong>#DCMLOCKED<br />
Notes:<br />
1) A regional buffer (BUFR) can replace this BUFG.<br />
In addition, the clock input of IDDR can be driven by a BUFIO.<br />
Refer to UG190, <strong>Virtex</strong>-5 <strong>FPGA</strong> User Guide for BUFR usage guidelines.<br />
PHYE<strong>MAC</strong>#RXD[3:0]<br />
PHYE<strong>MAC</strong>#RXD[7:4]<br />
Figure 6-17: <strong>Tri</strong>-<strong>Mode</strong> RGMII with Clock Enables<br />
In this mode of operation, the transmitter signals are synchronous to<br />
PHYE<strong>MAC</strong>#TXGMIIMIICLKIN, and the receiver signals are synchronous to<br />
PHYE<strong>MAC</strong>#RXCLK.<br />
162 www.xilinx.com TE<strong>MAC</strong> User Guide<br />
<strong>UG194</strong> (v1.10) February 14, 2011<br />
1<br />
0<br />
BUFG<br />
D1<br />
D2<br />
ODDR<br />
Q<br />
OBUF<br />
BUFG (1) IBUFG<br />
IDELAY<br />
RGMII_TXD[3:0]<br />
RGMII_RXC<br />
IDDR<br />
Q1 D IDELAY RGMII_RXD[3:0]<br />
Q2<br />
ODDR<br />
D1<br />
D2<br />
Q<br />
ODELAY<br />
IBUF<br />
OBUF<br />
RGMII_TXC<br />
<strong>UG194</strong>_6_17_080409<br />
R