Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Xilinx UG194 Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Chapter 6: Physical Interface<br />
TX and<br />
RX<br />
Client<br />
Logic<br />
BUFG<br />
X<br />
PHYE<strong>MAC</strong>#GTXCLK<br />
<strong>Ethernet</strong> <strong>MAC</strong><br />
E<strong>MAC</strong>#PHYTXGMIIMIICLKOUT<br />
CLIENTE<strong>MAC</strong>#TXCLIENTCLKIN<br />
PHYE<strong>MAC</strong>#TXGMIIMIICLKIN<br />
E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT<br />
CLIENTE<strong>MAC</strong>#RXCLIENTCLKIN<br />
E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT<br />
CLIENTE<strong>MAC</strong>#DCMLOCKED<br />
PHYE<strong>MAC</strong>#MIITXCLK<br />
PHYE<strong>MAC</strong>#RXCLK<br />
Figure 6-37: SGMII Clock Management - <strong>FPGA</strong> Logic RX Elastic Buffer<br />
In both configurations, the PLLLKDET signal from the RocketIO serial transceiver<br />
(indicating that its internal PLLs have locked) is routed to the CLIENTE<strong>MAC</strong>#DCMLOCKED<br />
input port of the <strong>Ethernet</strong> <strong>MAC</strong>, which ensures that the state machines of the <strong>Ethernet</strong><br />
<strong>MAC</strong> are held in reset until the RocketIO serial transceiver has locked and its clocks are<br />
running cleanly.<br />
Either of the E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT or E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT<br />
output ports can be used to obtain the clock used for the <strong>Ethernet</strong> <strong>MAC</strong> client logic (both<br />
receiver and transmitter logic can share the same clock) with the unused clock being left<br />
unconnected. E<strong>MAC</strong>#CLIENTRXCLIENTCLKOUT is used in the example and is connected to<br />
a BUFG, which then provides the client clock to <strong>FPGA</strong> logic. It must also be routed back to<br />
the <strong>Ethernet</strong> <strong>MAC</strong> through the CLIENTE<strong>MAC</strong>#RXCLIENTCLKIN and<br />
CLIENTE<strong>MAC</strong>#TXCLIENTCLKIN input ports.<br />
As described in “<strong>Ethernet</strong> <strong>MAC</strong> Clocks,” page 205, the following clock signals are unused:<br />
E<strong>MAC</strong>#PHYTXGMIIMIICLKOUT<br />
E<strong>MAC</strong>#CLIENTTXCLIENTCLKOUT<br />
PHYE<strong>MAC</strong>#TXGMIIMIICLKIN<br />
PHYE<strong>MAC</strong>#MIITXCLK<br />
RocketIO<br />
GTP Transceiver<br />
REFCLKOUT<br />
PLLLKDET<br />
TXUSRCLK<br />
TXUSRCLK2<br />
192 www.xilinx.com TE<strong>MAC</strong> User Guide<br />
<strong>UG194</strong> (v1.10) February 14, 2011<br />
X<br />
125 MHz<br />
BUFG<br />
IBUFDS<br />
RX<br />
Elastic<br />
Buffer<br />
CLKIN<br />
RXUSRCLK<br />
RXUSRCLK2<br />
RXRECCLK<br />
BUFR<br />
<strong>UG194</strong>_6_37_080409<br />
R