Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
11-13 May 2011, Aix-en-Provence, France<br />
On-Wafer-Packaging of Crystal Quartz Based<br />
<br />
Devises Using Low-Temperature Anodic Bonding<br />
Y. Zimin, T. Ueda<br />
Graduate School of Information, Production and Systems, Waseda University<br />
2-7 Hibikino, Wakamatsu-ku, Kitakyushu-shi, Fukuoka 808-0135, Japan,<br />
Email: zimin-yura@fuji.waseda.jp<br />
Abstract- Low-temperature bonding of crystalline quartz and<br />
silicon wafers is described. The bonding has a big potential for<br />
MEMS applications because it could integrate the processing and<br />
packaging in a single high-tech process. In this work, strong<br />
bonding of silicon and crystal quartz wafers close to the<br />
mechanical strength of the initial materials has been achieved.<br />
Tensile test shows a disruptive stress of the samples at about 35<br />
MPa. High bonding strength is associated with minimization of<br />
the residual stresses, optimization of surface activation, and<br />
application of an electric field during annealing. Lowest possible<br />
annealing temperature and the optimum thickness ratio of<br />
silicon and quartz layers have been used in order to minimize the<br />
residual stresses.<br />
I. INTRODUCTION<br />
Wafer bonding is coming into wide use in MEMS<br />
technology. One of the most important candidates for bonding<br />
is a pair of silicon-crystalline quartz. Quartz is widely used for<br />
generators, high frequency filters, gyroscopes and<br />
microbalances because its physical properties are extremely<br />
stable. Conventional fabrication of devices based on quartz<br />
consists of a high tech processing in the very crystal with<br />
electrodes and subsequent manual assembling to the package.<br />
The manual assembling could be eliminated through<br />
integration of the processing and packaging in a single<br />
high-tech process by means of silicon/crystal quartz bonding.<br />
The integration could also provide a miniaturization and<br />
significantly improve parameters and quality of ready-made<br />
devices. High-temperature direct bonding is well known and<br />
provides a strong coupling and low level of residual stresses<br />
for materials with identical thermal expansion coefficients.<br />
High temperature increases a mobility of atoms across the<br />
interface that largely determines a strong bonding. When<br />
bonded structure consists of materials with different thermal<br />
expansion coefficients, excessive internal stresses may arise at<br />
the interface as result of high annealing temperature. Silicon<br />
and quartz are requiring the processing temperature as low as<br />
possible because the thermal expansion coefficient mismatch<br />
is quite large. Moreover, preprocessed wafers should not be<br />
exposed to high temperature in order to avoid the damage of<br />
the structures. The preprocessed structure could be also<br />
sensitive to residual stresses that can lead to subsequent<br />
degradation of the structure. Therefore, the development of a<br />
low-temperature technology is a key requirement of the strong<br />
bonding of dissimilar materials such as silicon and quartz pair.<br />
The thorough preparation of the surfaces for each specific<br />
pair of dissimilar materials can be an alternative to<br />
high-temperature annealing. The most promising results are<br />
achieved when the surface preparation includes a plasma<br />
treatment [1-3]. Even such dissimilar materials as crystalline<br />
silicon and lithium niobat show relatively strong bonding at<br />
room temperature as result of surface activation [1].<br />
Low-temperature technology can essentially reduce the<br />
residual stresses, but does not completely eliminate them for<br />
materials with different thermal expansion coefficients.<br />
Operating conditions of MEMS devices should include a<br />
temperature range as wide as possible. In this connection,<br />
internal stresses distribution must be given proper weight in<br />
designing the bonded structure. This work aims to produce a<br />
strong bonding of silicon-quartz structures with the lowest<br />
possible residual stresses. The experiment was performed by<br />
plasma-assisted activation of silicon and quartz surfaces, with<br />
further annealing in the electric field. Strong bonding, close to<br />
the mechanical strength of the initial materials, has been<br />
achieved.<br />
II. RESIDUAL STRESS IN BILAYER SYSTEM<br />
Stoney’s [4] and Timoshenko’s [5] formulas are often used<br />
to calculate the residual stresses in layered structures. Stoney<br />
analyzed the model of a thin film deposited on thick substrate.<br />
Timoshenko's approach looks the most appropriate for the<br />
bonding because it imposes no restrictions on the thickness of<br />
the layers. This model was originally developed for analysis<br />
of operation of a bimetal strip thermostat and based on the use<br />
of the radius of curvature ρ of a structure which is curved as<br />
result of a difference ∆α of the thermal expansion coefficients<br />
of the layers. The model is also appropriate for description the<br />
residual stresses under bonding of the plates of dissimilar<br />
material at elevated temperature because the bonded wafers<br />
usually have comparable thicknesses in the range between 0.1<br />
mm and 1 mm. In the case of the bonding, ∆T means a<br />
difference between annealing temperature and room<br />
temperature, or more precisely, concrete operating<br />
temperature of the bonded structure.<br />
Let h 1 and h 2 be the thicknesses of bonded plates, E 1 and E 2<br />
are their Young’s modulus, and ∆T is the difference between<br />
annealing temperature and operating c temperature of the<br />
bonded structure. Then the radius of curvature of the strip of<br />
unit width will be [5]<br />
148