28.11.2014 Views

Online proceedings - EDA Publishing Association

Online proceedings - EDA Publishing Association

Online proceedings - EDA Publishing Association

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

11-13 <br />

May 2011, Aix-en-Provence, France<br />

The basic idea consists to use a slow ramp-shaped signal<br />

<br />

III. DESIGN AND SIMULATIONS<br />

to control the electrostatic actuator and to analyze the so-<br />

by the driver to<br />

obtained actuation current (I act ) deliveredd<br />

Smart drivers have been designed and fabricated using a<br />

the actuator. To generate the driver HV control signal, the HV 0.35µm CMOS technology<br />

from Austria MicroSystems<br />

digital input (IN) is used to control the charge and discharge<br />

(AMS). This process tolerates voltage drop across transistor<br />

of an integrated capacitance (C ramp ) with two constant<br />

channels (V DS ) up to 50V. Figure 3 (respectively 4) shows the<br />

current generators (I charge and I discharge ). As a result, the<br />

layout (resp. an image) of a control channel. Zone (1)<br />

current buffer output (OUT) delivers a HV signal with a<br />

represents the current source of the ramp module, (2) is a<br />

constant voltage slope. The load is represented by the<br />

current mirror copying a fraction of the current from the<br />

MEMS device, that can be assumed to be a variable source and the circuit to control<br />

the sign of the ramp (rise or<br />

capacitance (C act ), the parasitic contribution which is<br />

fall), (3) is the integrating MIM capacitor, C ramp, used to<br />

capacitive (C p ), and a serial resistance (R s s) coming from the<br />

generate a positive or negative voltage ramp, (4) is the current<br />

routing or wire bonding. It is worth noting that both<br />

source for common drain buffer (5), (6) and (7) are the NMOS<br />

capacitors are connected in parallel and that the parasitic<br />

and PMOS mirror respectively which copy and amplify the<br />

capacitance is large compared to the actuator capacitance. actuation current for the diagnosis, while (8) are the voltage<br />

The diagnosis section copies the actuation current limiters that prevent V I1 and V I2 to go beyond the low voltage<br />

through a serial resistance (R 1 ) to obtain a voltage drop<br />

supply (V DDA = 3.3V). Both rise and fall slopes of the ramp<br />

proportional to the actuation current:<br />

generator can be adjusted thanks<br />

to a pair of external resistors<br />

to allow a parametric study.<br />

V<br />

∂Vact<br />

= n ⋅ R1<br />

⋅ I<br />

act<br />

= n ⋅ R1<br />

⋅ C<br />

p<br />

+ n ⋅ R ⋅V<br />

∂t<br />

I1<br />

1<br />

actt<br />

∂<br />

∂t<br />

C act<br />

= α + β<br />

(1)<br />

This voltage is composed of two terms; the first one (α)<br />

represents the contribution of the parasitic capacitance<br />

(assuming C act is small compared to C p p) and is constant<br />

during the charge (respectively the discharge) of the<br />

actuator, while the second (β) is proportional to capacitance<br />

variations (assuming C p is bias-independent). The latter<br />

term is null except during pull-in or pull-off events. Both<br />

events correspond to a rapid change in the capacitance thus<br />

producing a current peak. Finally, if the ramp is sufficiently<br />

slow, pull-in and pull-off current spikes can be identified<br />

out of the constant current contribution due to α. Finally, a<br />

comparator is used to detect the spikes and to integrate the<br />

actuation current (with capacitor C int ) for quantitative<br />

evaluations. It allows measuring the total variation of<br />

capacitance during the pull-in or the pull-ofoutput). Figure 2 illustrates the main signals: the absence of<br />

events (Diag2<br />

the pull-in and pull-off spikes implies a non-working<br />

MEMS condition. From this diagnostic<br />

“go-nogo”<br />

information (Diag1 output) and the knownn previous state of<br />

the switch the new state of the beam can be deduced. In this<br />

paper, we concentrate on the analysis of the voltage drop in<br />

R 1 (I 1 signal).<br />

(7)<br />

(5)<br />

(2)<br />

(1) (1) (4)<br />

(8)<br />

(3)<br />

(6) (7)<br />

Fig. 3. Layout of a smart-driver channel with a 760x550 µm 2 area occupied<br />

in a HV 0.35µm CMOS technology.<br />

Fig. 2. Main signals of the diagnosis unit: ramp-shaped actuation voltage<br />

V act and actuation current image I 1. For a functional beam, two spikes can<br />

be discriminated through the comparison thresholds.<br />

Fig. 4. Microscope image<br />

of a smart driver channel.<br />

<br />

<br />

316

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!