03.01.2015 Views

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

INTERRUPT CONTROL UNIT<br />

Register Name: Initialization Command Word 4<br />

Register Mnemonic:<br />

Register Function:<br />

ICW4 (accessed through MPICP1 and SPICP1)<br />

Selects SFN Mode and AEOI Mode.<br />

15 0<br />

0<br />

0<br />

0<br />

S<br />

F<br />

N<br />

M<br />

F<br />

T<br />

2<br />

F<br />

T<br />

1<br />

A<br />

E<br />

O<br />

I<br />

F<br />

T<br />

0<br />

A1224-0A<br />

Bit<br />

Mnemonic<br />

Bit Name<br />

Reset<br />

State<br />

Function<br />

SFNM<br />

Special<br />

Fully<br />

Nested<br />

Mode<br />

X<br />

Set to select Special Fully Nested Mode.<br />

NOTE: Special Fully Nested Mode must be<br />

used only in the master of a cascaded system.<br />

AEOI<br />

Automatic<br />

EOI Mode<br />

X<br />

Set to select Automatic EOI Mode.<br />

NOTE: Automatic EOI Mode must be used only<br />

in the master of a cascaded system.<br />

FT2:0<br />

Factory<br />

Test Mode<br />

Select<br />

XXX<br />

These bits select factory test modes.<br />

CAUTION: You must write the FT2:0 bits with<br />

the following values. Failure to do so will cause<br />

system failure and may cause system damage.<br />

FT2 FT1 FT0<br />

0 0 1<br />

NOTE:<br />

Reserved register bits are shown with gray shading. Reserved bits must be written<br />

to a logic zero to ensure compatibility with future Intel products.<br />

Figure 8-16. ICW4 Register<br />

8-29

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!