- Page 1 and 2:
80C186EC/80C188EC Microprocessor Us
- Page 3 and 4:
Information in this document is pro
- Page 5 and 6:
CONTENTS 2.3 INTERRUPTS AND EXCEPTI
- Page 7 and 8:
CONTENTS 6.4 PROGRAMMING...........
- Page 9 and 10:
CONTENTS CHAPTER 9 TIMER/COUNTER UN
- Page 11 and 12:
CONTENTS 11.4 SERIAL COMMUNICATIONS
- Page 13 and 14:
CONTENTS FIGURES Figure Page 2-1 Si
- Page 15 and 16:
CONTENTS FIGURES Figure Page 6-6 ST
- Page 17 and 18:
CONTENTS FIGURES Figure Page 11-18
- Page 19 and 20:
CONTENTS Table TABLES Page C-1 Inst
- Page 22:
Introduction 1
- Page 25 and 26:
INTRODUCTION The 80C186 Modular Cor
- Page 27 and 28:
INTRODUCTION Table 1-2. Related Doc
- Page 29 and 30:
INTRODUCTION 1.3.2.1 How to Find Ap
- Page 32: Overview of the 80C186 Family Archi
- Page 35 and 36: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 37 and 38: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 39 and 40: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 41 and 42: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 43 and 44: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 45 and 46: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 47 and 48: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 49 and 50: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 51 and 52: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 53 and 54: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 55 and 56: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 57 and 58: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 59 and 60: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 61 and 62: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 63 and 64: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 65 and 66: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 67 and 68: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 69 and 70: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 71 and 72: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 73 and 74: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 75 and 76: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 77 and 78: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 79 and 80: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 81 and 82: OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 86 and 87: CHAPTER 3 BUS INTERFACE UNIT The Bu
- Page 88 and 89: BUS INTERFACE UNIT Y + 1 X + 1 Even
- Page 90 and 91: BUS INTERFACE UNIT (X + 1) First Bu
- Page 92 and 93: BUS INTERFACE UNIT 3.3.1 16-Bit Bus
- Page 94 and 95: BUS INTERFACE UNIT The address/stat
- Page 96 and 97: BUS INTERFACE UNIT T4 or TI T1 T2 C
- Page 98 and 99: BUS INTERFACE UNIT 3.4.2 Data Phase
- Page 100 and 101: BUS INTERFACE UNIT T1 T2 T3 TW TW T
- Page 102 and 103: BUS INTERFACE UNIT Wait State Modul
- Page 104 and 105: BUS INTERFACE UNIT T2 T3 TW T4 CLKO
- Page 106 and 107: BUS INTERFACE UNIT Figure 3-20 illu
- Page 108 and 109: BUS INTERFACE UNIT UCS AD7:0 LA15:1
- Page 110 and 111: BUS INTERFACE UNIT Most memory and
- Page 112 and 113: BUS INTERFACE UNIT CLKOUT T1 T2 T3
- Page 114 and 115: BUS INTERFACE UNIT 3.5.4 HALT Bus C
- Page 116 and 117: BUS INTERFACE UNIT CLKOUT T1 TI TI
- Page 118 and 119: BUS INTERFACE UNIT CLKOUT ALE S2:0
- Page 120 and 121: BUS INTERFACE UNIT CLKOUT ALE 8 1/2
- Page 122 and 123: BUS INTERFACE UNIT 3.6.1 Buffering
- Page 124 and 125: BUS INTERFACE UNIT AD15:8 8 A DEN G
- Page 126 and 127: BUS INTERFACE UNIT In general, pref
- Page 128 and 129: BUS INTERFACE UNIT The major factor
- Page 130 and 131: BUS INTERFACE UNIT +5 +5 PRE D Q La
- Page 132: BUS INTERFACE UNIT 6. Internal erro
- Page 136 and 137:
CHAPTER 4 PERIPHERAL CONTROL BLOCK
- Page 138 and 139:
PERIPHERAL CONTROL BLOCK Table 4-1.
- Page 140 and 141:
PERIPHERAL CONTROL BLOCK 4.4.3 F-Bu
- Page 142:
PERIPHERAL CONTROL BLOCK As an exam
- Page 146 and 147:
CHAPTER 5 CLOCK GENERATION AND POWE
- Page 148 and 149:
CLOCK GENERATION AND POWER MANAGEME
- Page 150 and 151:
CLOCK GENERATION AND POWER MANAGEME
- Page 152 and 153:
CLOCK GENERATION AND POWER MANAGEME
- Page 154 and 155:
CLOCK GENERATION AND POWER MANAGEME
- Page 156 and 157:
CLOCK GENERATION AND POWER MANAGEME
- Page 158 and 159:
CLOCK GENERATION AND POWER MANAGEME
- Page 160 and 161:
CLOCK GENERATION AND POWER MANAGEME
- Page 162 and 163:
CLOCK GENERATION AND POWER MANAGEME
- Page 164 and 165:
CLOCK GENERATION AND POWER MANAGEME
- Page 166 and 167:
CLOCK GENERATION AND POWER MANAGEME
- Page 168 and 169:
CLOCK GENERATION AND POWER MANAGEME
- Page 170:
Chip-Select Unit 6
- Page 173 and 174:
CHIP-SELECT UNIT 27C256 74AC138 A1:
- Page 175 and 176:
CHIP-SELECT UNIT T4 T1 T2 T3 T4 CLK
- Page 177 and 178:
CHIP-SELECT UNIT The START register
- Page 179 and 180:
CHIP-SELECT UNIT Register Name: Reg
- Page 181 and 182:
CHIP-SELECT UNIT 6.4.2 Start Addres
- Page 183 and 184:
CHIP-SELECT UNIT BUS READY READY Co
- Page 185 and 186:
CHIP-SELECT UNIT Table 6-3 lists ex
- Page 187 and 188:
CHIP-SELECT UNIT Processor READY AL
- Page 189 and 190:
CHIP-SELECT UNIT DRAM_BASEEQU 128 ;
- Page 191 and 192:
CHIP-SELECT UNIT ; DATA SEGMENT DAT
- Page 194 and 195:
CHAPTER 7 REFRESH CONTROL UNIT The
- Page 196 and 197:
REFRESH CONTROL UNIT Refresh Contro
- Page 198 and 199:
REFRESH CONTROL UNIT 7.5 REFRESH BU
- Page 200 and 201:
REFRESH CONTROL UNIT 7.7 PROGRAMMIN
- Page 202 and 203:
REFRESH CONTROL UNIT Register Name:
- Page 204 and 205:
REFRESH CONTROL UNIT Register Name:
- Page 206 and 207:
REFRESH CONTROL UNIT mov dx, RFBASE
- Page 208:
Interrupt Control Unit 8
- Page 211 and 212:
INTERRUPT CONTROL UNIT Master 8259A
- Page 213 and 214:
INTERRUPT CONTROL UNIT 4. Fetches t
- Page 215 and 216:
INTERRUPT CONTROL UNIT The Interrup
- Page 217 and 218:
INTERRUPT CONTROL UNIT A typical se
- Page 219 and 220:
INTERRUPT CONTROL UNIT 8.3.2.3 Spur
- Page 221 and 222:
INTERRUPT CONTROL UNIT 8.3.3.3 Chan
- Page 223 and 224:
INTERRUPT CONTROL UNIT Use of Autom
- Page 225 and 226:
INTERRUPT CONTROL UNIT 8.3.6.2 The
- Page 227 and 228:
INTERRUPT CONTROL UNIT 8.3.6.6 Spur
- Page 229 and 230:
INTERRUPT CONTROL UNIT 8.3.9 Altern
- Page 231 and 232:
INTERRUPT CONTROL UNIT Initializati
- Page 233 and 234:
INTERRUPT CONTROL UNIT Register Nam
- Page 235 and 236:
INTERRUPT CONTROL UNIT 8.4.3.4 ICW3
- Page 237 and 238:
INTERRUPT CONTROL UNIT Register Nam
- Page 239 and 240:
INTERRUPT CONTROL UNIT 8.4.4 The Op
- Page 241 and 242:
INTERRUPT CONTROL UNIT Register Nam
- Page 243 and 244:
INTERRUPT CONTROL UNIT 8.4.4.3 Spec
- Page 245 and 246:
INTERRUPT CONTROL UNIT 8.5 MODULE I
- Page 247 and 248:
INTERRUPT CONTROL UNIT Timer 0 High
- Page 249 and 250:
INTERRUPT CONTROL UNIT 8.5.1.4 Usin
- Page 251 and 252:
INTERRUPT CONTROL UNIT Register Nam
- Page 253 and 254:
INTERRUPT CONTROL UNIT IR Line T IR
- Page 255 and 256:
INTERRUPT CONTROL UNIT The AD15:13
- Page 257 and 258:
INTERRUPT CONTROL UNIT ;We begin wi
- Page 259 and 260:
INTERRUPT CONTROL UNIT ;The followi
- Page 262:
Timer/Counter Unit 9
- Page 265 and 266:
TIMER/COUNTER UNIT T0 In T1 In Tran
- Page 267 and 268:
TIMER/COUNTER UNIT Start Timer Enab
- Page 269 and 270:
TIMER/COUNTER UNIT When configured
- Page 271 and 272:
TIMER/COUNTER UNIT Register Name: R
- Page 273 and 274:
TIMER/COUNTER UNIT Register Name: R
- Page 275 and 276:
TIMER/COUNTER UNIT 9.2.2 Clock Sour
- Page 277 and 278:
TIMER/COUNTER UNIT Table 9-2. Timer
- Page 279 and 280:
TIMER/COUNTER UNIT The input pins f
- Page 281 and 282:
TIMER/COUNTER UNIT $mod186 name exa
- Page 283 and 284:
TIMER/COUNTER UNIT sti ;enable inte
- Page 285 and 286:
TIMER/COUNTER UNIT pop dx ;restore
- Page 288:
Direct Memory Access Unit 10
- Page 291 and 292:
DIRECT MEMORY ACCESS UNIT When the
- Page 293 and 294:
DIRECT MEMORY ACCESS UNIT 10.1.4 Ex
- Page 295 and 296:
DIRECT MEMORY ACCESS UNIT Fetch Cyc
- Page 297 and 298:
DIRECT MEMORY ACCESS UNIT 10.1.7.1
- Page 299 and 300:
DIRECT MEMORY ACCESS UNIT Timer 2 M
- Page 301 and 302:
DIRECT MEMORY ACCESS UNIT Timer 2 D
- Page 303 and 304:
DIRECT MEMORY ACCESS UNIT BIU Reque
- Page 305 and 306:
DIRECT MEMORY ACCESS UNIT Register
- Page 307 and 308:
DIRECT MEMORY ACCESS UNIT Register
- Page 309 and 310:
DIRECT MEMORY ACCESS UNIT Register
- Page 311 and 312:
DIRECT MEMORY ACCESS UNIT Register
- Page 313 and 314:
DIRECT MEMORY ACCESS UNIT Register
- Page 315 and 316:
DIRECT MEMORY ACCESS UNIT 10.2.1.8
- Page 317 and 318:
DIRECT MEMORY ACCESS UNIT Register
- Page 319 and 320:
DIRECT MEMORY ACCESS UNIT Because o
- Page 321 and 322:
DIRECT MEMORY ACCESS UNIT MOV DX, D
- Page 323 and 324:
DIRECT MEMORY ACCESS UNIT $mod186 n
- Page 325 and 326:
DIRECT MEMORY ACCESS UNIT XOR AX, A
- Page 327 and 328:
DIRECT MEMORY ACCESS UNIT ; NOW WE
- Page 330 and 331:
CHAPTER 11 SERIAL COMMUNICATIONS UN
- Page 332 and 333:
SERIAL COMMUNICATIONS UNIT Receptio
- Page 334 and 335:
SERIAL COMMUNICATIONS UNIT SxTBUF F
- Page 336 and 337:
SERIAL COMMUNICATIONS UNIT TXD/ RXD
- Page 338 and 339:
SERIAL COMMUNICATIONS UNIT 11.2 PRO
- Page 340 and 341:
SERIAL COMMUNICATIONS UNIT Register
- Page 342 and 343:
SERIAL COMMUNICATIONS UNIT Due to i
- Page 344 and 345:
SERIAL COMMUNICATIONS UNIT Register
- Page 346 and 347:
SERIAL COMMUNICATIONS UNIT Register
- Page 348 and 349:
SERIAL COMMUNICATIONS UNIT The CPU
- Page 350 and 351:
SERIAL COMMUNICATIONS UNIT 11.3.3.2
- Page 352 and 353:
SERIAL COMMUNICATIONS UNIT 11.5.2 M
- Page 354 and 355:
SERIAL COMMUNICATIONS UNIT MASTER 1
- Page 356 and 357:
SERIAL COMMUNICATIONS UNIT $mod186
- Page 358 and 359:
SERIAL COMMUNICATIONS UNIT $mod186
- Page 360 and 361:
SERIAL COMMUNICATIONS UNIT cmp al,
- Page 362:
Watchdog Timer Unit 12
- Page 365 and 366:
WATCHDOG TIMER UNIT Figure 12-2 sho
- Page 367 and 368:
WATCHDOG TIMER UNIT 12.2.2 Watchdog
- Page 369 and 370:
WATCHDOG TIMER UNIT 12.3 USING THE
- Page 371 and 372:
WATCHDOG TIMER UNIT wdt_data segmen
- Page 373 and 374:
WATCHDOG TIMER UNIT Register Name:
- Page 375 and 376:
WATCHDOG TIMER UNIT Register Name:
- Page 378:
Input/Output Ports 13
- Page 381 and 382:
INPUT/OUTPUT PORTS From Integrated
- Page 383 and 384:
INPUT/OUTPUT PORTS From Integrated
- Page 385 and 386:
INPUT/OUTPUT PORTS 13.1.4.1 Port 1
- Page 387 and 388:
INPUT/OUTPUT PORTS Register Name: R
- Page 389 and 390:
INPUT/OUTPUT PORTS Register Name: R
- Page 391 and 392:
INPUT/OUTPUT PORTS 13.3 PROGRAMMING
- Page 394 and 395:
CHAPTER 14 MATH COPROCESSING The 80
- Page 396 and 397:
MATH COPROCESSING 14.3.1.1 Data Tra
- Page 398 and 399:
MATH COPROCESSING 14.3.1.3 Comparis
- Page 400 and 401:
MATH COPROCESSING 14.3.2 80C187 Dat
- Page 402 and 403:
MATH COPROCESSING External Oscillat
- Page 404 and 405:
MATH COPROCESSING Bus cycles involv
- Page 406 and 407:
MATH COPROCESSING 14.4.4 Exception
- Page 408 and 409:
MATH COPROCESSING $mod186 name exam
- Page 410:
ONCE Mode 15
- Page 414:
80C186 Instruction Set Additions an
- Page 417 and 418:
80C186 INSTRUCTION SET ADDITIONS AN
- Page 419 and 420:
80C186 INSTRUCTION SET ADDITIONS AN
- Page 421 and 422:
80C186 INSTRUCTION SET ADDITIONS AN
- Page 423 and 424:
80C186 INSTRUCTION SET ADDITIONS AN
- Page 425 and 426:
80C186 INSTRUCTION SET ADDITIONS AN
- Page 428 and 429:
APPENDIX B INPUT SYNCHRONIZATION Ma
- Page 430:
Instruction Set Descriptions C
- Page 433 and 434:
INSTRUCTION SET DESCRIPTIONS Table
- Page 435 and 436:
INSTRUCTION SET DESCRIPTIONS Table
- Page 437 and 438:
INSTRUCTION SET DESCRIPTIONS Table
- Page 439 and 440:
INSTRUCTION SET DESCRIPTIONS Table
- Page 441 and 442:
INSTRUCTION SET DESCRIPTIONS Table
- Page 443 and 444:
INSTRUCTION SET DESCRIPTIONS Table
- Page 445 and 446:
INSTRUCTION SET DESCRIPTIONS Table
- Page 447 and 448:
INSTRUCTION SET DESCRIPTIONS Table
- Page 449 and 450:
INSTRUCTION SET DESCRIPTIONS INC IN
- Page 451 and 452:
INSTRUCTION SET DESCRIPTIONS Table
- Page 453 and 454:
INSTRUCTION SET DESCRIPTIONS Table
- Page 455 and 456:
INSTRUCTION SET DESCRIPTIONS Table
- Page 457 and 458:
INSTRUCTION SET DESCRIPTIONS Table
- Page 459 and 460:
INSTRUCTION SET DESCRIPTIONS Table
- Page 461 and 462:
INSTRUCTION SET DESCRIPTIONS Table
- Page 463 and 464:
INSTRUCTION SET DESCRIPTIONS OR OUT
- Page 465 and 466:
INSTRUCTION SET DESCRIPTIONS Table
- Page 467 and 468:
INSTRUCTION SET DESCRIPTIONS Table
- Page 469 and 470:
INSTRUCTION SET DESCRIPTIONS Table
- Page 471 and 472:
INSTRUCTION SET DESCRIPTIONS Table
- Page 473 and 474:
INSTRUCTION SET DESCRIPTIONS Table
- Page 475 and 476:
INSTRUCTION SET DESCRIPTIONS Table
- Page 477 and 478:
INSTRUCTION SET DESCRIPTIONS Table
- Page 480:
Instruction Set Opcodes and Clock C
- Page 483 and 484:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 485 and 486:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 487 and 488:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 489 and 490:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 491 and 492:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 493 and 494:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 495 and 496:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 497 and 498:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 499 and 500:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 501 and 502:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 503 and 504:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 506 and 507:
INDEX 80C187 Math Coprocessor, 14-2
- Page 508 and 509:
INDEX registers, 6-5-6-15 system di
- Page 510 and 511:
INDEX port 2, 13-6 port 3, 13-7 pro
- Page 512 and 513:
INDEX P Packed BCD, defined, 2-37 P
- Page 514 and 515:
INDEX SCU asynchronous mode, 11-21-