03.01.2015 Views

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

SERIAL COMMUNICATIONS UNIT<br />

The Transmit machine can be disabled by an external source by using the Clear-to-Send feature.<br />

When the Clear-to-Send feature is enabled, the TX machine will not transmit until the CTS pin<br />

is asserted. The CTS pin is level sensitive. Asserting the CTS pin before a pending transmission<br />

for at least 1½ clock cycles ensures that the entire frame will be transmitted. See “CTS Pin Timings”<br />

on page 11-18 for details.<br />

The TX machine can also transmit a break character. Setting the SBRK bit forces the TXD pin<br />

immediately low. The TXD pin remains low until the user clears SBRK. The TX machine will<br />

continue the transmission sequence even if SBRK is set. Use caution when setting SBRK or characters<br />

will be lost.<br />

11.1.1.3 Modes 1, 3 and 4<br />

The three asynchronous modes of the serial ports, Modes 1, 3 and 4, operate in approximately the<br />

same manner. Mode 1 is the 8-bit asynchronous communications mode. Each frame consists of<br />

a start bit, eight data bits and a stop bit, as shown in Figure 11-4. When parity is used, the eighth<br />

data bit becomes the parity bit. Both the RX and TX machines use this frame in Mode 1 with no<br />

exceptions.<br />

Mode 3 is the 9-bit asynchronous communications mode (see Figure 11-5). Mode 3 is the same<br />

as Mode 1 except that a frame contains nine data bits. The ninth data bit becomes the parity bit<br />

when the parity feature is enabled. When parity is disabled, the ninth data bit is controlled by the<br />

user. (See “Modes 2 and 3 for Multiprocessor Communications” on page 11-14.) Mode 3 can be<br />

used with Mode 2 for multiprocessor communications or alone for “8 data bits + parity” frames.<br />

Mode 4 is the 7-bit asynchronous communications mode. Each frame consists of a start bit, seven<br />

data bits and a stop bit, as shown in Figure 11-6. Parity is not available in Mode 4. Both the RX<br />

and TX machines use this frame in Mode 4 with no exceptions.<br />

TXD/<br />

RXD<br />

1 2 3 4 5 6 7 8 9 10<br />

Start<br />

Bit<br />

Bit 0<br />

Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6<br />

Parity<br />

or<br />

Bit 7<br />

Stop<br />

Bit<br />

A1285-0A<br />

Figure 11-4. Mode 1 Waveform<br />

11-6

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!