03.01.2015 Views

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

80C186EC/80C188EC Microprocessor User's Manual

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

INSTRUCTION SET OPCODES AND CLOCK CYCLES<br />

Table D-2. Instruction Set Summary (Continued)<br />

Function Format Clocks Notes<br />

ARITHMETIC INSTRUCTIONS (Continued)<br />

AAM = ASCII adjust for multiply 1 1 0 1 0 1 0 0 0 0 0 0 1 0 1 0 19<br />

DIV = Divide (unsigned) 1 1 1 1 0 1 1 w mod 110 r/m<br />

register-byte 29<br />

register-word 38<br />

memory-byte 35<br />

memory-word 44<br />

IDIV = Integer divide (signed) 1 1 1 1 0 1 1 w mod 111 r/m<br />

register-byte 29<br />

register-word 38<br />

memory-byte 35<br />

memory-word 44<br />

AAD = ASCII adjust for divide 1 1 0 1 0 1 0 1 0 0 0 0 1 0 1 0 15<br />

CBW = Convert byte to word 1 0 0 1 1 0 0 0 2<br />

CWD = Convert word to double-word 1 0 0 1 1 0 0 1 4<br />

BIT MANIPULATION INSTRUCTIONS<br />

NOT= Invert register/memory 1 1 1 1 0 1 1 w mod 010 r/m 3<br />

AND = And<br />

reg/memory and register to either 0 0 1 0 0 0 d w mod reg r/m 3/10<br />

immediate to register/memory 1 0 0 0 0 0 0 w mod 100 r/m data data if w=1 4/16<br />

immediate to accumulator 0 0 1 0 0 1 0 w data data if w=1 3/4 (1)<br />

OR = Or<br />

reg/memory and register to either 0 0 0 0 1 0 d w mod reg r/m 3/10<br />

immediate to register/memory 1 0 0 0 0 0 0 w mod 001 r/m data data if w=1 4/10<br />

immediate to accumulator 0 0 0 0 1 1 0 w data data if w=1 3/4 (1)<br />

XOR = Exclusive or<br />

reg/memory and register to either 0 0 1 1 0 0 d w mod reg r/m 3/10<br />

immediate to register/memory 1 0 0 0 0 0 0 w mod 110 r/m data data if w=1 4/10<br />

immediate to accumulator 0 0 1 1 0 1 0 w data data if w=1 3/4 (1)<br />

NOTES:<br />

1. Clock cycles are given for 8-bit/16-bit operations.<br />

2. Clock cycles are given for jump not taken/jump taken.<br />

3. Clock cycles are given for interrupt taken/interrupt not taken.<br />

4. If TEST = 0<br />

Shading indicates additions and enhancements to the 8086/8088 instruction set. See Appendix A, “80C186<br />

Instruction Set Additions and Extensions,” for details.<br />

D-5

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!