etude theorique et experimentale du transport electronique ... - Ief

Chapitre IV : Modélisation analytique du transport quasi balistique[11] “Essential Physics of Carrier Transport in Nanoscale MOSFETs”, M.S. Lundstrom and Z.Ren, IEEE Trans. Electron Devices, vol. 49, 2002, pp: 131-141.[12] “A Compact Double Gate MOSFET Model Comprising Quantum Mechanical and NonstaticEffects”, G. Baccarani, S. Reggiani, IEEE Trans. Elec. Devices, vol. 46, issue 8, 1999, pp:1656-1666.[13] “A new Physical Backscattering model for nanoscale MOSFET”, E. Fuchs, P. Dollfus, G.Lecarval, S. Barraud, E. Robilliart, D. Villanueva, H. Jaouen, SISPAD 2004 conf., SpringerWien New-York, pp.251-254.[14] “A Computational Exploration of Lateral Channel Engineering to Enhance MOSFETPerformance”, J. Guo, Z. Ren and M. Lundstrom, J. of Comp. Elec., vol. 1, n° 1, July 2002,pp: 185-189.[15] “Role of scattering in Nanotransistor”, A. Svizhenko and M.P. Anantram, IEEE Trans.Electron Devices, vol. 50, 2003, pp: 1459-1466.[16] “Monte Carlo simulation and measurement of nanoscale n-MOSFETs”, F.M. Bufler, Y.Asahi, H. Yoshimura, C. Zechner, A. Schenk, W. Fichtner, Electron Devices, IEEE Trans.Electron Devices, vol. 50, issue 2, 2003, pp: 418 – 424.[17] “A Compact Scattering Model for Nanoscale Double-Gate MOSFET” A. Rahman and M. S.Lundstrom IEEE TED, vol. 49, 2002, pp: 481-489.[18] “Velocity distribution of electrons along the channel of nanoscale MOS transistors”, M.Mouis and S. Barraud, European Solid State Device Research, ESSDERC 2003 conf., pp 147-150.[19] “Approximation of the Length of Velocity Saturation Region in MOSFET’s”, P. Wong, M.C.Poon, IEEE TED, vol. 44, n°11, 1997, pp. 2033-2036.[20] “Analytical Device Model for Sub micrometer MOSFET”, K. Sonoda, K. Taniguchi, C.Hamaguchi, IEEE TED., vol. 38, n°12, 1991, pp.2662-2668.[21] “Physique des semi-conducteurs et des composants électronique”, 5 ème édition, H. Mathieu,Edition Dunot, 2001.[22] “Physical Background of MOS Model 11”, Philips research, 2003.[23] “Towards a Compact Scattering Model for Nanoscale MOSFET's”, A. Rahman, Z. Ren, J.-H.Rhew and M. S. Lundstrom, Proceedings of Modeling and Simulation of Microstructure(MSM) Conference, 2001.[24] “Temperature characterization and modeling of electron and hole mobilities in MOSaccumulation layers”, S. Mudanai, G. Chindalore, W.-K. Shih, H. Wang, A.F. Tasch, C.Maziar, Device Research Conference Digest, 1998. 56 th Annual 22-24, June 1998 pp: 20 – 21.[25] A Computational Exploration of Lateral Channel Engineering to Enhance MOSFETPerformance J. Guo, Z. Ren and M. Lundstrom, J. of Comp. Elec., vol. 1, n°1, July 2002, pp:185-189.[26] “International Technology Road Map for Semiconductors”, 2004 Edition, Semiconductorindustry Association, http://www.itrs.net.[27] “Advanced Model and Analysis of Series Resistance for CMOS Scaling Into NanometerRegime-Part I: Theoretical Derivation”, S.D. Kim, C.M. Min, J. C. S. Woo, IEEE Trans.Electron Devices, vol. 49, n°3, 2002, pp: 457-466.[28] “Advanced Model and Analysis of Series Resistance for CMOS Scaling Into NanometerRegime-Part II: Quantitative Analysis”, S.D. Kim, C.M. Min, J. C. S. Woo, IEEE Trans.Electron Devices, vol. 49, n°3, 2002, pp: 467-472.- 184 -