10.07.2015 Views

etude theorique et experimentale du transport electronique ... - Ief

etude theorique et experimentale du transport electronique ... - Ief

etude theorique et experimentale du transport electronique ... - Ief

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapitre II : Les différents niveaux de la modélisation[95] “Achieving the ballistic limit current in Si MOSFETs”, K.Kim, J.G. Fossum, Solid StateElectronics, vol. 47, 2003, pp: 721-726.[96] “A Landauer Approach to Nanoscale MOSFETs”, M.S. Lundstrom, Journal of ComputationalElectronics, vol. 1, 2002, pp: 481-489.[97] "Elementary scattering theory of the Si MOSFET", M.S. Lundstrom, IEEE Electron DevicesL<strong>et</strong>ters, vol. 18, 1997, pp: 361-363.[98] “A Compact Double Gate MOSFET Model Comprising Quantum Mechanical and NonstaticEffects”, G. Baccarani, S. Reggiani, IEEE Trans. Elec. Devices, vol. 46, n°8, august 1999, pp:1656-1666.[99] “Essential Physics of Carrier Transport in Nanoscale MOSFETs”, M.S. Lundstrom and Z. Ren,IEEE Trans. Electron Devices, vol. 49, 2002, pp: 131-141.[100] “Kin<strong>et</strong>ics of Quasi-Ballistic Transport in Nanoscale Semicon<strong>du</strong>ctor Structures: Is theballistic Limit Attainable at Room Temperature?”, N. Sano, Physical Review L<strong>et</strong>ters, vol. 93,246803, 2004, pp:1-4[101] “Kin<strong>et</strong>ic study of velocity distributions in nanoscale semicon<strong>du</strong>ctor devices under roomtemperature operation”, N. Sano, Appl. Phys. L<strong>et</strong>., vol. 85, n°18, 2004, pp: 4208-4210[102] “Temperature Dependent Channel Backscattering Coefficients in Nanoscale MOSFETs”, M.Chen, Electron Devices Me<strong>et</strong>ing, IEDM 2002. Digest. International, pp: 39-42.[103] “Separation of channel Backscattering Coefficients in Nanoscale MOSFET”, M-J.Chen, H- T.Huang, Y-C. Chou, R-T Chen, Y-T. Tseng, P-N Chen, and C. H. Diaz, IEEE Trans. Elec. Dev.,vol.51, n°9, 2004, pp: 1409-1415.[104] “Challenges and solutions for numerical modelling of nanoMOSFETs”, G. Curatola, G. Fiori andG. Iannacone, IEEE Trans. Electron Devices, vol. 3, 2003, pp: 535-538.[105] “The role of TCAD in Compact Modeling”, M. Duane, Applied Materials, Nanotech 2002, vol. 1,2002.[106] “Modelling and simulation challenges for nanoscale MOSFETs in the ballistic limit”, G. Curatola,G. Fiori, G. Iannaccone, Solid-State Electronics 48, pp: 581-587.[107] “Practical compact modelling approaches and options for sub-0.1µm CMOS technologies”, M.Chan, X. Xi, J.He, K.M. Cao, M. V. Dunda, A.M.Niknejad, P.K. KoC. Hu, MicroelectronicsReliability.[108] “International Technology Road Map for Semicon<strong>du</strong>ctors”, 2004 Edition, Semicon<strong>du</strong>ctor in<strong>du</strong>stryAssociation, http://www.itrs.n<strong>et</strong>.[109] “Floops –ISE, DIOS, ISE TCAD Release 10.0, Volume 2.a, Process Simulation, IntegratedSystems Engineering, 2004.[110] “BSIM 4.1.0 MOSFET Model User’s Manual”, C.Hu and al, Department of ElectricalEngineering and computer sciences, University of California, Berkley, 2000.- 81 -

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!