22.09.2015 Views

of Microprocessors

Musical-Applications-of-Microprocessors-2ed-Chamberlin-H-1987

Musical-Applications-of-Microprocessors-2ed-Chamberlin-H-1987

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

268 MUSICAL ApPLICATIONS OF MICROPROCESSORS<br />

+5V<br />

2<br />

~ READ RO<br />

CHIP SELECT<br />

CS<br />

10 K 19 ClK R<br />

.--_4--\ClKRC<br />

20<br />

L.r START WR ADC<br />

0803<br />

100 pF<br />

ANALOG ::f 6<br />

INPUT<br />

o TO +5V.<br />

Vref<br />

7 Vin+<br />

Vin-<br />

8 Agnd<br />

87<br />

II<br />

86 12<br />

13<br />

85 14<br />

84 15<br />

83 16<br />

82 17<br />

81 18<br />

80<br />

INTR<br />

DIGITAL OUTPUT<br />

END OF CONVERSION --'l-.<br />

+2.5 V 9<br />

OR lEAVE<br />

Vref Dgnd<br />

OPEN 10<br />

-=-<br />

Fig. 7-35. Application <strong>of</strong> ADC0803<br />

low will initiate the conversion and make end <strong>of</strong> conversion (EOC) go high if<br />

it is not already high. After conversion, EOC goes low, and the converted<br />

value may be read by driving read low while chip select is low to enable the<br />

internal tti-state buffer. Reading the register will also force EOC high.<br />

Sample and Hold<br />

There is one practical difficulty, however, with the successive approximation<br />

algorithm; it assumes that the unknown voltage input does not<br />

change during the course <strong>of</strong> the conversion. If it does change, significant<br />

conversion errors can occur, although their magnitude will not exceed the<br />

total amount <strong>of</strong> change over the conversion interval. Even though successive<br />

approximation ADCs are quite fast, signals one might think are slow moving<br />

can still change enough in a few microseconds to create an error <strong>of</strong> several<br />

resolution steps in a high-resolution converter. A 20-Hz full-scale sine wave<br />

"moves" at rates above one step (12-bit ADC) every 4 /-Lsec. If the conversion<br />

time was a speedy 16 /-Lsec, random errors as large as four steps would result,<br />

giving an effective resolution <strong>of</strong> only 10 bits. Such a "raw" ADC would be<br />

worthless for converting audio signals.<br />

The same sample-and-hold setup that was used to multiplex a DAC can<br />

also be used to sample a fast-moving signal and then hold its instantaneous<br />

value at a predictable point in time for accurate conversion. The performance<br />

requirements <strong>of</strong> the sample and hold can be substantially greater than for<br />

DAC multiplexing, however. When in the sample mode (switch closed), the<br />

on resistance and holding capacitor size must be small enough so that a large<br />

difference between input voltage and capacitor voltage does not develop due<br />

to the rapidly changing input. Ideally, this difference amounts to a slight

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!