Intel® Architecture Instruction Set Extensions Programming Reference

PMINSB/PMINSW/PMINSD — Minimum of Packed Signed Integers
Opcode/
Instruction
Description
Op/
En
64/32
-bit
Mode
CPUID
Feature
Flag
Description
Instruction Operand Encoding
INSTRUCTION SET REFERENCE
66 0F 38 38 /r A V/V SSE4_1 Compare packed signed byte integers in xmm1 and xmm2/m128
and store packed minimum values in xmm1.
PMINSB xmm1, xmm2/m128
66 0F EA /r A V/V SSE2 Compare packed signed word integers in xmm2/m128 and xmm1
and store packed minimum values in xmm1.
PMINSW xmm1, xmm2/m128
66 0F 38 39 /r A V/V SSE4_1 Compare packed signed dword integers in xmm1 and xmm2/m128
and store packed minimum values in xmm1.
PMINSD xmm1, xmm2/m128
VEX.NDS.128.66.0F38.WIG 38 /r B V/V AVX Compare packed signed byte integers in xmm2 and xmm3/m128
and store packed minimum values in xmm1.
VPMINSB xmm1, xmm2,
xmm3/m128
VEX.NDS.128.66.0F.WIG EA /r B V/V AVX Compare packed signed word integers in xmm3/m128 and xmm2
and return packed minimum values in xmm1.
VPMINSW xmm1, xmm2,
xmm3/m128
VEX.NDS.128.66.0F38.WIG 39 /r B V/V AVX Compare packed signed dword integers in xmm2 and xmm3/m128
and store packed minimum values in xmm1.
VPMINSD xmm1, xmm2,
xmm3/m128
VEX.NDS.256.66.0F38.WIG 38 /r B V/V AVX2 Compare packed signed byte integers in ymm2 and ymm3/m256
and store packed minimum values in ymm1.
VPMINSB ymm1, ymm2,
ymm3/m256
VEX.NDS.256.66.0F.WIG EA /r B V/V AVX2 Compare packed signed word integers in ymm3/m256 and ymm2
and return packed minimum values in ymm1.
VPMINSW ymm1, ymm2,
ymm3/m256
VEX.NDS.256.66.0F38.WIG 39 /r B V/V AVX2 Compare packed signed dword integers in ymm2 and ymm3/m128
and store packed minimum values in ymm1.
VPMINSD ymm1, ymm2,
ymm3/m256
Op/En Operand 1 Operand 2 Operand 3 Operand 4
A ModRM:reg (r, w) ModRM:r/m (r) NA NA
B ModRM:reg (w) VEX.vvvv ModRM:r/m (r) NA
Performs a SIMD compare of the packed signed byte, word, or dword integers in the second source operand and
the first source operand and returns the minimum value for each pair of integers to the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (255:128) of the corresponding YMM destination
register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (255:128) of the corresponding YMM register are
zeroed.
Ref. # 319433-014 5-79