03.03.2013 Views

Intel® Architecture Instruction Set Extensions Programming Reference

Intel® Architecture Instruction Set Extensions Programming Reference

Intel® Architecture Instruction Set Extensions Programming Reference

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

INSTRUCTION SET REFERENCE - VEX-ENCODED GPR INSTRUCTIONS<br />

RORX — Rotate Right Logical Without Affecting Flags<br />

Opcode/<strong>Instruction</strong> Op/<br />

En<br />

Description<br />

<strong>Instruction</strong> Operand Encoding<br />

Rotates the bits of second operand right by the count value specified in imm8 without affecting arithmetic flags.<br />

The RORX instruction does not read or write the arithmetic flags.<br />

This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in<br />

64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An<br />

attempt to execute this instruction with VEX.L not equal to 0 will cause #UD.<br />

Operation<br />

IF (OperandSize = 32)<br />

y ← imm8 AND 1FH;<br />

DEST ← (SRC >> y) | (SRC > y) | (SRC

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!