03.03.2013 Views

Intel® Architecture Instruction Set Extensions Programming Reference

Intel® Architecture Instruction Set Extensions Programming Reference

Intel® Architecture Instruction Set Extensions Programming Reference

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

INSTRUCTION SET REFERENCE<br />

VMPSADBW (VEX.128 encoded version)<br />

SRC2_OFFSET imm8[1:0]*32<br />

SRC1_OFFSET imm8[2]*32<br />

SRC1_BYTE0 SRC1[SRC1_OFFSET+7:SRC1_OFFSET]<br />

SRC1_BYTE1 SRC1[SRC1_OFFSET+15:SRC1_OFFSET+8]<br />

SRC1_BYTE2 SRC1[SRC1_OFFSET+23:SRC1_OFFSET+16]<br />

SRC1_BYTE3 SRC1[SRC1_OFFSET+31:SRC1_OFFSET+24]<br />

SRC1_BYTE4 SRC1[SRC1_OFFSET+39:SRC1_OFFSET+32]<br />

SRC1_BYTE5 SRC1[SRC1_OFFSET+47:SRC1_OFFSET+40]<br />

SRC1_BYTE6 SRC1[SRC1_OFFSET+55:SRC1_OFFSET+48]<br />

SRC1_BYTE7 SRC1[SRC1_OFFSET+63:SRC1_OFFSET+56]<br />

SRC1_BYTE8 SRC1[SRC1_OFFSET+71:SRC1_OFFSET+64]<br />

SRC1_BYTE9 SRC1[SRC1_OFFSET+79:SRC1_OFFSET+72]<br />

SRC1_BYTE10 SRC1[SRC1_OFFSET+87:SRC1_OFFSET+80]<br />

SRC2_BYTE0 SRC2[SRC2_OFFSET+7:SRC2_OFFSET]<br />

SRC2_BYTE1 SRC2[SRC2_OFFSET+15:SRC2_OFFSET+8]<br />

SRC2_BYTE2 SRC2[SRC2_OFFSET+23:SRC2_OFFSET+16]<br />

SRC2_BYTE3 SRC2[SRC2_OFFSET+31:SRC2_OFFSET+24]<br />

TEMP0 ABS(SRC1_BYTE0 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE1 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE2 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE3 - SRC2_BYTE3)<br />

DEST[15:0] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE1 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE2 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE3 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE4 - SRC2_BYTE3)<br />

DEST[31:16] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE2 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE3 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE4 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE5 - SRC2_BYTE3)<br />

DEST[47:32] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE3 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE4 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE5 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE6 - SRC2_BYTE3)<br />

DEST[63:48] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE4 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE5 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE6 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE7 - SRC2_BYTE3)<br />

DEST[79:64] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE5 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE6 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE7 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE8 - SRC2_BYTE3)<br />

DEST[95:80] TEMP0 + TEMP1 + TEMP2 + TEMP3<br />

TEMP0 ABS(SRC1_BYTE6 - SRC2_BYTE0)<br />

TEMP1 ABS(SRC1_BYTE7 - SRC2_BYTE1)<br />

TEMP2 ABS(SRC1_BYTE8 - SRC2_BYTE2)<br />

TEMP3 ABS(SRC1_BYTE9 - SRC2_BYTE3)<br />

5-10 Ref. # 319433-014

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!