25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTSI2SS<br />

Convert Signed Doubleword or Quadword<br />

Integer to Scalar Single-Precision Floating-Point<br />

Converts a 32-bit or <strong>64</strong>-bit signed integer value in a general-purpose register or<br />

memory location to a single-precision floating-point value and writes the converted<br />

value in the low-order 32 bits of an XMM register. The three high-order doublewords in<br />

the destination XMM register are not modified.<br />

Mnemonic Opcode Description<br />

CVTSI2SS xmm, reg/mem32 F3 0F 2A /r Converts a doubleword integer in a general-purpose register or<br />

32-bit memory location to a single-precision floating-point value in<br />

the destination XMM register.<br />

CVTSI2SS xmm, reg/mem<strong>64</strong> F3 0F 2A /r Converts a quadword integer in a general-purpose register or <strong>64</strong>-bit<br />

memory location to a single-precision floating-point value in the<br />

destination XMM register.<br />

xmm<br />

reg/mem32<br />

127 32 31<br />

0<br />

31<br />

0<br />

convert<br />

xmm<br />

127 32 31<br />

0<br />

reg/mem<strong>64</strong><br />

63 0<br />

convert<br />

with REX prefix<br />

cvtsi2ss.eps<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register.<br />

76 CVTSI2SS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!