25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PUNPCKHDQ<br />

Unpack and Interleave High Doublewords<br />

Unpacks the high-order doublewords from the first and second source operands and<br />

packs them into interleaved-doubleword quadwords in the destination (first source).<br />

The low-order doublewords of the source operands are ignored. The first<br />

source/destination operand is an XMM register and the second source operand is<br />

another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

PUNPCKHDQ xmm1,<br />

xmm2/mem128<br />

66 0F 6A /r Unpacks two high-order doublewords in an XMM register and<br />

another XMM register or 128-bit memory location and packs<br />

them into interleaved doublewords in the destination XMM<br />

register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 0<br />

127 96 95 <strong>64</strong> 63 0<br />

copy<br />

copy<br />

copy<br />

copy<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

punpckhdq-128.eps<br />

If the second source operand is all 0s, the destination contains the doubleword(s) from<br />

the first source operand zero-extended to <strong>64</strong> bits. This operation is useful for<br />

expanding unsigned 32-bit values to unsigned <strong>64</strong>-bit operands for subsequent<br />

processing that requires higher precision.<br />

Related Instructions<br />

PUNPCKHBW, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ,<br />

PUNPCKLQDQ, PUNPCKLWD<br />

326 PUNPCKHDQ

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!