25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTDQ2PD<br />

Convert Packed Doubleword Integers to Packed<br />

Double-Precision Floating-Point<br />

Converts two packed 32-bit signed integer values in the low-order <strong>64</strong> bits of an XMM<br />

register or a <strong>64</strong>-bit memory location to two packed double-precision floating-point<br />

values and writes the converted values in another XMM register.<br />

Mnemonic Opcode Description<br />

CVTDQ2PD xmm1, xmm2/mem<strong>64</strong> F3 0F E6 /r Converts packed doubleword signed integers in an XMM<br />

register or <strong>64</strong>-bit memory location to double-precision<br />

floating-point values in the destination XMM register.<br />

xmm1<br />

xmm2/mem<strong>64</strong><br />

127 <strong>64</strong> 63 0<br />

127 <strong>64</strong> 63 32 31<br />

0<br />

convert<br />

convert<br />

cvtdq2pd.eps<br />

Related Instructions<br />

CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ,<br />

CVTTPD2PI, CVTTSD2SI<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

42 CVTDQ2PD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!