25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTSD2SS<br />

Convert Scalar Double-Precision Floating-Point<br />

to Scalar Single-Precision Floating-Point<br />

Converts a scalar double-precision floating-point value in the low-order <strong>64</strong> bits of an<br />

XMM register or a <strong>64</strong>-bit memory location to a single-precision floating-point value<br />

and writes the converted value in the low-order 32 bits of another XMM register. The<br />

three high-order doublewords in the destination XMM register are not modified. If the<br />

result of the conversion is an inexact value, the value is rounded as specified by the<br />

rounding control bits (RC) in the MXCSR register.<br />

Mnemonic Opcode Description<br />

CVTSD2SS xmm1, xmm2/mem<strong>64</strong> F2 0F 5A /r Converts a scalar double-precision floating-point value in an<br />

XMM register or <strong>64</strong>-bit memory location to a scalar singleprecision<br />

floating-point value in the destination XMM<br />

register.<br />

xmm1<br />

xmm2/mem<strong>64</strong><br />

127 32 31 0<br />

127 <strong>64</strong> 63 0<br />

convert<br />

cvtsd2ss.eps<br />

Related Instructions<br />

CVTPD2PS, CVTPS2PD, CVTSS2SD<br />

rFLAGS Affected<br />

None<br />

70 CVTSD2SS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!