25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

MULSS<br />

Multiply Scalar Single-Precision Floating-Point<br />

Multiplies the single-precision floating-point value in the low-order doubleword of<br />

first source operand by the single-precision floating-point value in the low-order<br />

doubleword of the second source operand and writes the result in the low-order<br />

doubleword of the destination (first source). The three high-order doublewords of the<br />

destination are not modified. The first source/destination operand is an XMM register.<br />

The second source operand is another XMM register or 32-bit memory location.<br />

Mnemonic Opcode Description<br />

MULSS xmm1, xmm2/mem32 F3 0F 59 /r Multiplies low-order single-precision floating-point values in an<br />

XMM register and another XMM register or 32-bit memory<br />

location and writes the result in the low-order doubleword of the<br />

destination XMM register.<br />

xmm1<br />

xmm2/mem32<br />

127 32 31 0 127 32 31 0<br />

multiply<br />

mulss.eps<br />

Related Instructions<br />

MULPD, MULPS, MULSD, PFMUL<br />

rFLAGS Affected<br />

None<br />

198 MULSS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!