25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTPD2PS<br />

Convert Packed Double-Precision Floating-Point<br />

to Packed Single-Precision Floating-Point<br />

Converts two packed double-precision floating-point values in an XMM register or a<br />

128-bit memory location to two packed single-precision floating-point values and<br />

writes the converted values in the low-order <strong>64</strong> bits of another XMM register. The<br />

high-order <strong>64</strong> bits in the destination XMM register are cleared to all 0s.<br />

Mnemonic Opcode Description<br />

CVTPD2PS xmm1, xmm2/mem128 66 0F 5A /r Converts packed double-precision floating-point values in<br />

an XMM register or 128-bit memory location to packed<br />

single-precision floating-point values in the destination<br />

XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 32 31<br />

0<br />

0<br />

127 <strong>64</strong> 63 0<br />

convert<br />

convert<br />

cvtpd2ps.eps<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register.<br />

Related Instructions<br />

CVTPS2PD, CVTSD2SS, CVTSS2SD<br />

rFLAGS Affected<br />

None<br />

52 CVTPD2PS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!