25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

PSRLQ<br />

Packed Shift Right Logical Quadwords<br />

Right-shifts each <strong>64</strong>-bit value in the first source operand by the number of bits<br />

specified in the second source operand and writes each shifted value in the<br />

corresponding quadword of the destination (first source). The first source/destination<br />

and second source operands are:<br />

„ an XMM register and another XMM register or 128-bit memory location, or<br />

„ an XMM register and an immediate byte value.<br />

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift<br />

value is greater than 63, the destination is cleared to 0.<br />

Mnemonic Opcode Description<br />

PSRLQ xmm1, xmm2/mem128 66 0F D3 /r Right-shifts packed quadwords in an XMM register by the<br />

amount specified in the low <strong>64</strong> bits of an XMM register or 128-<br />

bit memory location.<br />

PSRLQ xmm, imm8 66 0F 73 /2 ib Right-shifts packed quadwords in an XMM register by the<br />

amount specified in an immediate byte value.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

127 <strong>64</strong> 63 0<br />

shift right<br />

shift right<br />

xmm<br />

imm8<br />

127 <strong>64</strong> 63 0<br />

7 0<br />

shift right<br />

shift right<br />

psrlq-128.eps<br />

PSRLQ 303

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!