25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PMULHUW<br />

Packed Multiply High Unsigned Word<br />

Multiplies each packed unsigned 16-bit values in the first source operand by the<br />

corresponding packed unsigned word in the second source operand and writes the<br />

high-order 16 bits of each intermediate 32-bit result in the corresponding word of the<br />

destination (first source). The first source/destination operand is an XMM register and<br />

the second source operand is another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

PMULHUW xmm1, xmm2/mem128 66 0F E4 /r Multiplies packed 16-bit values in an XMM register by the<br />

packed 16-bit values in another XMM register or 128-bit<br />

memory location and writes the high-order 16 bits of each<br />

result in the destination XMM register.<br />

xmm1<br />

. . . . . .<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

xmm2/mem128<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

. . . . . .<br />

. . . . . .<br />

multiply<br />

multiply<br />

pmulhuw-128.eps<br />

Related Instructions<br />

PMADDWD, PMULHW, PMULLW, PMULUDQ<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

2<strong>64</strong> PMULHUW

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!