25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

CVTPS2DQ<br />

Convert Packed Single-Precision Floating-Point<br />

to Packed Doubleword Integers<br />

Converts four packed single-precision floating-point values in an XMM register or a<br />

128-bit memory location to four packed 32-bit signed integer values and writes the<br />

converted values in another XMM register.<br />

Mnemonic Opcode Description<br />

CVTPS2DQ xmm1, xmm2/mem128 66 0F 5B /r Converts four packed single-precision floating-point values<br />

in an XMM register or 128-bit memory location to four<br />

packed doubleword integers in the destination XMM<br />

register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

convert<br />

convert<br />

convert<br />

convert<br />

cvtps2dq.eps<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register. If the floating-point value is a<br />

NaN, infinity, or if the result of the conversion is larger than the maximum signed<br />

doubleword (–2 31 to +2 31 – 1), the instruction returns the 32-bit indefinite integer<br />

value (8000_0000h) when the invalid-operation exception (IE) is masked.<br />

Related Instructions<br />

CVTDQ2PS, CVTPI2PS, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ,<br />

CVTTPS2PI, CVTTSS2SI<br />

rFLAGS Affected<br />

None<br />

CVTPS2DQ 59

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!