25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

DIVSS<br />

Divide Scalar Single-Precision Floating-Point<br />

Divides the single-precision floating-point value in the low-order doubleword of the<br />

first source operand by the single-precision floating-point value in the low-order<br />

doubleword of the second source operand and writes the result in the low-order<br />

doubleword of the destination (first source). The three high-order doublewords of the<br />

destination are not modified. The first source/destination operand is an XMM register.<br />

The second source operand is another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

DIVSS xmm1, xmm2/mem32 F3 0F 5E /r Divides low-order single-precision floating-point value in an XMM<br />

register by the low-order single-precision floating-point value in<br />

another XMM register or in a 32-bit memory location.<br />

xmm1<br />

xmm2/mem32<br />

127 32 31 0 127 32 31 0<br />

divide<br />

divss.eps<br />

Related Instructions<br />

DIVPD, DIVPS, DIVSD<br />

rFLAGS Affected<br />

None<br />

110 DIVSS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!