25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

PADDD<br />

Packed Add Doublewords<br />

Adds each packed 32-bit integer value in the first source operand to the corresponding<br />

packed 32-bit integer in the second source operand and writes the integer result of<br />

each addition in the corresponding doubleword of the destination (first source). The<br />

first source/destination operand is an XMM register and the second source operand is<br />

another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

PADDD xmm1, xmm2/mem128 66 0F FE /r Adds packed 32-bit integer values in an XMM register and<br />

another XMM register or 128-bit memory location and writes the<br />

result in the destination XMM register.<br />

xmm1<br />

. .<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

. .<br />

. .<br />

add<br />

add<br />

paddd-128.eps<br />

This instruction operates on both signed and unsigned integers. If the result<br />

overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set),<br />

and only the low-order 32 bits of each result are written in the destination.<br />

Related Instructions<br />

PADDB, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

PADDD 213

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!