25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

LDMXCSR<br />

Load MXCSR Control/Status Register<br />

Loads the MXCSR register with a 32-bit value from memory. The least-significant bit<br />

of the memory location is loaded in bit 0 of MXCSR. <strong>Bit</strong>s 31–16 of the MXCSR are<br />

reserved and must be zero. A general-protection exception occurs if the LDMXCSR<br />

instruction attempts to load non-zero values into MXCSR bits 31–16.<br />

The MXCSR register is described in “Registers” in Volume 1.<br />

Mnemonic Opcode Description<br />

LDMXCSR mem32 0F AE /2 Loads MXCSR register with 32-bit value in memory.<br />

Related Instructions<br />

STMXCSR<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

FZ RC PM UM OM ZM DM IM DAZ PE UE OE ZE DE IE<br />

M M M M M M M M M M M M M M M M<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Note:<br />

A flag that can be set to one or zero is M (modified). Unaffected flags are blank.<br />

LDMXCSR 117

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!