25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

MOVNTPS<br />

Move Non-Temporal Packed<br />

Single-Precision Floating-Point<br />

Stores four single-precision floating-point XMM register values into a 128-bit memory<br />

location. This instruction indicates to the processor that the data is non-temporal, and<br />

is unlikely to be used again soon. The processor treats the store as a write-combining<br />

(WC) memory write, which minimizes cache pollution. The exact method by which<br />

cache pollution is minimized depends on the hardware implementation of the<br />

instruction. For further information, see “Memory Optimization” in Volume 1.<br />

Mnemonic Opcode Description<br />

MOVNTPS mem128, xmm 0F 2B /r Stores four packed single-precision floating-point XMM register values<br />

into a 128-bit memory location, minimizing cache pollution.<br />

mem128<br />

xmm<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

copy<br />

copy<br />

copy<br />

copy<br />

movntps.eps<br />

MOVNTPD is weakly-ordered with respect to other instructions that operate on<br />

memory. Software should use an SFENCE instruction to force strong memory ordering<br />

of MOVNTPD with respect to other stores.<br />

Related Instructions<br />

MOVNTDQ, MOVNTI, MOVNTPD, MOVNTQ<br />

rFLAGS Affected<br />

None<br />

MOVNTPS 173

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!