25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

MULSD<br />

Multiply Scalar Double-Precision Floating-Point<br />

Multiplies the double-precision floating-point value in the low-order quadword of first<br />

source operand by the double-precision floating-point value in the low-order<br />

quadword of the second source operand and writes the result in the low-order<br />

quadword of the destination (first source). The high-order quadword of the<br />

destination is not modified. The first source/destination operand is an XMM register.<br />

The second source operand is another XMM register or <strong>64</strong>-bit memory location.<br />

Mnemonic Opcode Description<br />

MULSD xmm1, xmm2/mem<strong>64</strong> F2 0F 59 /r Multiplies low-order double-precision floating-point values in an<br />

XMM register and another XMM register or <strong>64</strong>-bit memory location<br />

and writes the result in the low-order quadword of the destination<br />

XMM register.<br />

xmm1<br />

xmm2/mem<strong>64</strong><br />

127 <strong>64</strong> 63 0 127 <strong>64</strong> 63 0<br />

multiply<br />

mulsd.eps<br />

Related Instructions<br />

MULPD, MULPS, MULSS, PFMUL<br />

rFLAGS Affected<br />

None<br />

MULSD 195

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!