25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PUNPCKLBW<br />

Unpack and Interleave Low Bytes<br />

Unpacks the low-order bytes from the first and second source operands and packs<br />

them into interleaved-byte words in the destination (first source). The high-order<br />

bytes of the source operands are ignored. The first source/destination operand is an<br />

XMM register and the second source operand is another XMM register or 128-bit<br />

memory location.<br />

Mnemonic Opcode Description<br />

PUNPCKLBW xmm1, xmm2/mem128 66 0F 60 /r Unpacks the eight low-order bytes in an XMM register and<br />

another XMM register or 128-bit memory location and<br />

packs them into interleaved bytes in the destination XMM<br />

register.<br />

xmm1<br />

127 <strong>64</strong> 63 0<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

. . . . . .<br />

copy<br />

copy<br />

copy<br />

. . . . . .<br />

copy<br />

. . . . . . . . . . . .<br />

127 <strong>64</strong> 63<br />

0<br />

punpcklbw-128.eps<br />

If the second source operand is all 0s, the destination contains the bytes from the first<br />

source operand zero-extended to 16 bits. This operation is useful for expanding<br />

unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that<br />

requires higher precision.<br />

Related Instructions<br />

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLDQ,<br />

PUNPCKLQDQ, PUNPCKLWD<br />

332 PUNPCKLBW

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!