25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

DIVPD<br />

Divide Packed Double-Precision Floating-Point<br />

Divides each of the two packed double-precision floating-point values in the first<br />

source operand by the corresponding packed double-precision floating-point value in<br />

the second source operand and writes the result of each division in the corresponding<br />

quadword of the destination (first source). The first source/destination operand is an<br />

XMM register. The second source operand is another XMM register or 128-bit memory<br />

location.<br />

Mnemonic Opcode Description<br />

DIVPD xmm1, xmm2/mem128 66 0F 5E /r Divides packed double-precision floating-point values in an<br />

XMM register by the packed double-precision floating-point<br />

values in another XMM register or 128-bit memory location.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0 127 <strong>64</strong> 63 0<br />

divide<br />

divide<br />

divpd.eps<br />

Related Instructions<br />

DIVPS, DIVSD, DIVSS<br />

rFLAGS Affected<br />

None<br />

102 DIVPD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!