25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

1 128-<strong>Bit</strong> Media Instruction Reference<br />

This chapter describes the function, mnemonic syntax, opcodes,<br />

affected flags of the 128-bit media instructions and the possible<br />

exceptions they generate. These instructions load, store, or<br />

operate on data located in 128-bit XMM registers. Most of the<br />

instructions operate in parallel on sets of packed elements<br />

called vectors, although a few operate on scalars. These<br />

instructions define both integer and floating-point operations.<br />

They include the legacy SSE and SSE2 instructions.<br />

Each instruction that performs a vector (packed) operation is<br />

illustrated with a diagram. Figure 1-1 on page 2 shows the<br />

conventions used in these diagrams. The particular diagram<br />

shows the PSLLW (packed shift left logical words) instruction.<br />

1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!