25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

PADDQ<br />

Packed Add Quadwords<br />

Adds each packed <strong>64</strong>-bit integer value in the first source operand to the corresponding<br />

packed <strong>64</strong>-bit integer in the second source operand and writes the integer result of<br />

each addition in the corresponding quadword of the destination (first source). The<br />

first source/destination operand is an XMM register and the second source operand is<br />

another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

PADDQ xmm1, xmm2/mem128 66 0F D4 /r Adds packed <strong>64</strong>-bit integer values in an XMM register and<br />

another XMM register or 128-bit memory location and writes the<br />

result in the destination XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

127 <strong>64</strong> 63 0<br />

add<br />

add<br />

paddq-128.eps<br />

This instruction operates on both signed and unsigned integers. If the result<br />

overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set),<br />

and only the low-order <strong>64</strong> bits of each result are written in the destination.<br />

Related Instructions<br />

PADDB, PADDD, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

PADDQ 215

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!