25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

CVTTPD2PI<br />

Convert Packed Double-Precision Floating-Point<br />

to Packed Doubleword Integers, Truncated<br />

Converts two packed double-precision floating-point values in an XMM register or a<br />

128-bit memory location to two packed 32-bit signed integer values and writes the<br />

converted values in an MMX register.<br />

Mnemonic Opcode Description<br />

CVTPD2PI mmx, xmm/mem128 66 0F 2C /r Converts packed double-precision floating-point values in an<br />

XMM register or 128-bit memory location to packed doubleword<br />

integer values in the destination MMX register. Inexact results<br />

are truncated.<br />

mmx<br />

xmm/mem128<br />

63 32 31 0<br />

127 <strong>64</strong> 63 0<br />

convert<br />

convert<br />

cvttpd2pi.eps<br />

If the result of the conversion is an inexact value, the value is truncated (rounded<br />

toward zero). If the floating-point value is a NaN, infinity, or if the result of the<br />

conversion is larger than the maximum signed doubleword (–2 31 to +2 31 – 1), the<br />

instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalidoperation<br />

exception (IE) is masked.<br />

Related Instructions<br />

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD,<br />

CVTTPD2DQ, CVTTSD2SI<br />

rFLAGS Affected<br />

None<br />

CVTTPD2PI 87

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!