25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

PSLLQ<br />

Packed Shift Left Logical Quadwords<br />

Left-shifts each <strong>64</strong>-bit value in the first source operand by the number of bits specified<br />

in the second source operand and writes each shifted value in the corresponding<br />

quadword of the destination (first source). The first source/destination and second<br />

source operands are:<br />

„ an XMM register and another XMM register or 128-bit memory location, or<br />

„ an XMM register and an immediate byte value.<br />

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift<br />

value is greater than 63, the destination is cleared to all 0s.<br />

Mnemonic Opcode Description<br />

PSLLQ xmm1, xmm2/mem128 66 0F F3 /r Left-shifts packed quadwords in XMM register by the amount<br />

specified in the low <strong>64</strong> bits of an XMM register or 128-bit<br />

memory location.<br />

PSLLQ xmm, imm8 66 0F 73 /6 ib Left-shifts packed quadwords in an XMM register by the<br />

amount specified in an immediate byte value.<br />

xmm1<br />

127 <strong>64</strong> 63 0<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

shift left<br />

shift left<br />

xmm<br />

imm8<br />

127 <strong>64</strong> 63 0<br />

7 0<br />

shift left<br />

shift left<br />

psllq-128.eps<br />

PSLLQ 289

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!