25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTDQ2PS<br />

Convert Packed Doubleword Integers to Packed<br />

Single-Precision Floating-Point<br />

Converts four packed 32-bit signed integer values in an XMM register or a 128-bit<br />

memory location to four packed single-precision floating-point values and writes the<br />

converted values in another XMM register. If the result of the conversion is an inexact<br />

value, the value is rounded as specified by the rounding control bits (RC) in the<br />

MXCSR register.<br />

Mnemonic Opcode Description<br />

CVTDQ2PS xmm1, xmm2/mem128 0F 5B /r Converts packed doubleword integer values in an XMM<br />

register or 128-bit memory location to packed single-precision<br />

floating-point values in the destination XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

convert<br />

convert<br />

convert<br />

convert<br />

cvtdq2ps.eps<br />

Related Instructions<br />

CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ,<br />

CVTTPS2PI, CVTTSS2SI<br />

rFLAGS Affected<br />

None<br />

44 CVTDQ2PS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!