25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PSHUFLW<br />

Packed Shuffle Low Words<br />

Moves any one of the four packed words in the low-order quadword of an XMM<br />

register or 128-bit memory location to each word in the low-order quadword of another<br />

XMM register. In each case, the selection of the value of the destination word is<br />

determined by a two-bit field in the immediate-byte operand, with bits 0 and 1<br />

selecting the contents of the low-order word, bits 2 and 3 selecting the second word,<br />

bits 4 and 5 selecting the third word, and bits 6 and 7 selecting the high-order word.<br />

Refer to Table 1-6 on page 283. A word in the source operand may be copied to more<br />

than one word in the destination. The high-order quadword of the source operand is<br />

copied to the high-order quadword of the destination register.<br />

Mnemonic Opcode Description<br />

PSHUFLW xmm1, xmm2/mem128, imm8 F2 0F 70 /r ib Shuffles packed 16-bit values in low-order<br />

quadword of an XMM register or 128-bit<br />

memory location and puts the result in loworder<br />

quadword of another XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

127 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

imm8<br />

7 0<br />

mux<br />

mux<br />

mux<br />

mux<br />

pshuflw.eps<br />

282 PSHUFLW

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!