25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

Related Instructions<br />

MOVDQA, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Exceptions (All Modes)<br />

Exception<br />

Invalid opcode, #UD<br />

Real<br />

X<br />

Virtual<br />

8086 Protected Description<br />

X<br />

X<br />

The MMX instructions are not supported, as indicated by bit<br />

23 of CPUID standard function 1.<br />

X<br />

X<br />

X<br />

The SSE2 instructions are not supported, as indicated by bit<br />

26 of CPUID standard function 1.<br />

X<br />

X<br />

X<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The instruction used XMM registers while CR4.OSFXSR=0.<br />

Device not available, X X X The task-switch bit (TS) of CR0 was set to 1.<br />

#NM<br />

Stack, #SS X X X A memory address exceeded the stack segment limit or was<br />

non-canonical.<br />

General protection, #GP X X X A memory address exceeded a data segment limit or was<br />

non-canonical.<br />

Page fault, #PF X X A page fault resulted from the execution of the instruction.<br />

x87 floating-point<br />

exception pending, #MF<br />

X X X An x87 floating-point exception was pending and the<br />

instruction referenced an MMX register.<br />

Alignment check, #AC X X An unaligned memory reference was performed while<br />

alignment checking was enabled.<br />

146 MOVD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!