25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

MINPS<br />

Minimum Packed Single-Precision Floating-<br />

Point<br />

The MINPS instruction compares each of the four packed single-precision floatingpoint<br />

values in the first source operand with the corresponding packed singleprecision<br />

floating-point value in the second source operand and writes the<br />

numerically lesser of the two values for each comparison in the corresponding<br />

doubleword of the destination (first source). The first source/destination operand is an<br />

XMM register. The second source operand is another XMM register or a 128-bit<br />

memory location.<br />

Mnemonic Opcode Description<br />

MINPS xmm1, xmm2/mem128 0F 5D /r Compares four pairs of packed single-precision values in an XMM<br />

register and another XMM register or 128-bit memory location and<br />

writes the numerically lesser value of each comparison in the<br />

destination XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

minimum<br />

minimum<br />

minimum<br />

minimum<br />

minps.eps<br />

If both source operands are equal to zero, the value in the second source operand is<br />

returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation<br />

exceptions are masked, the second source operand is written to the destination.<br />

Related Instructions<br />

MAXPD, MAXPS, MAXSD, MAXSS, MINPD, MINSD, MINSS, PFMIN<br />

132 MINPS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!