25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

MAXPS<br />

Maximum Packed Single-Precision Floating-<br />

Point<br />

Compares each of the four packed single-precision floating-point values in the first<br />

source operand with the corresponding packed single-precision floating-point value in<br />

the second source operand and writes the numerically greater of the two values for<br />

each comparison in the corresponding doubleword of the destination (first source).<br />

The first source/destination operand is an XMM register. The second source operand is<br />

another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

MAXPS xmm1, xmm2/mem128 0F 5F /r Compares four pairs of packed single-precision values in an XMM<br />

register and another XMM register or 128-bit memory location and<br />

writes the maximum value of each comparison in the destination<br />

XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

maximum<br />

maximum<br />

maximum<br />

maximum<br />

maxps.eps<br />

If both source operands are equal to zero, the value in the second source operand is<br />

returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation<br />

exceptions are masked, the second source operand is written to the destination.<br />

Related Instructions<br />

MAXPD, MAXSD, MAXSS, MINPD, MINPS, MINSD, MINSS<br />

MAXPS 123

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!